

RC210xxA

VersaClock 7 Programmable Clock Generator Family

The RC210xxA (RC21012A and RC21008A) are high-performance programmable clock generators for compute, data-communications, and industrial applications.

Applications

- High-performance computing
- Data center accelerators
- Enterprise storage
- Switches and routers
- Industrial

Features

- 169fs RMS phase jitter (10kHz 20MHz, 156.25MHz)
- PCIe[®] Gen6 Common Clock (CC) 27fs RMS
- PCIe SRIS and SRNS support
- 1kHz to 650MHz LVDS/LP-HCSL outputs
- 1kHz to 200MHz LVCMOS outputs
- Simple AC-coupling to LVPECL and CML
- **•** LP-HCSL integrates 100 Ω or 85 Ω terminations
- Programmable General Purpose Inputs (GPI × 4) and General Purpose Input/Outputs (GPIO × 5)
- 1MHz I2C, 400kHz SMBus or 20MHz SPI Support
- Configuration via internal One-Time Programmable (OTP) memory (up to 27 different configurations), serial interface, or external I²C EEPROM.
- Factory programmable internal OTP
- 1.8V, 2.5V, 3.3V, -40° to +85°C operation
- RC21012A 12 differential/24 single-ended outputs
	- 6 × 6 mm 48-QFN package
- RC21008A 8 differential/16 single-ended outputs
	- 5 × 5 mm 40-QFN package with optional integrated crystal

Contents

Figures

Tables

1. Pin Information

1.2 Pin Descriptions – RCxx012A

Table 1. RCxx012A Pin Descriptions (Cont.)

Table 1. RCxx012A Pin Descriptions (Cont.)

1.3 Pin Assignments – RCxx008A

1.4 Pin Descriptions – RCxx008A

Table 2. RCxx008A Pin Descriptions

Table 2. RCxx008A Pin Descriptions (Cont.)

1.5 Pin Assignments – RCxx008AQ

1.6 Pin Descriptions – RCxx008AQ

Table 3. RCxx008AQ Pin Descriptions

Table 3. RCxx008AQ Pin Descriptions (Cont.)

1.7 Pin Characteristics

Table 4. Pin Characteristics

a. When used as clock input.

2. Specifications

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the RC210xxA at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

2.1 Absolute Maximum Ratings

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V _{DD}	Supply Voltage with respect to Ground	Any VDD pin	-0.5	3.63	\vee
V_{IN}	Input Voltage [a]	XIN_REFIN, XOUT_REFINb ^[b]	-0.5	V_{DD} + 0.3	\vee
		CLKIN[1:0]_GPI[1:0], CLKIN[1:0]b_GPI[3:2]	-0.5	V_{DD} + 0.3	\vee
		GPIO[4:0] used as inputs	-0.5	V_{DD} + 0.3	\vee
		SCL_SCLK, SDA_nCS	-0.5	3.63	\vee
I_{IN}	Input Current	CLKIN[1:0] GPI[1:0], CLKIN[1:0]b_GPI[3:2]	$\qquad \qquad \blacksquare$	±50	mA
I_{OUT}	Output Current - Continuous	OUT[11:0], OUT[11:0]b	-	30	mA
		GPIO[4:0] used as outputs, SDA_nCS		25	mA
	Output Current - Surge	OUT[11:0], OUT[11:0]b	-	60	mA
		GPIO[4:0] used as outputs, SDA_nCS		50	mA
$T_{\rm J}$	Maximum Junction Temperature		-	150	$^{\circ}C$
T_S	Storage Temperature	Storage Temperature	-65	150	$^{\circ}$ C

Table 5. Absolute Maximum Ratings

a. VDD refers to the VDD pin that supplies the particular input. To determine to which VDD pin the specification applies, see [Table](#page-42-3) 42.

b. This limit only applies when XIN_REFIN/XOUT_REFINb are configured as an "Input Buffer" for use with an external oscillator. No limit is implied when connected directly to a crystal.

2.2 ESD Ratings

Table 6. ESD Ratings

2.3 Recommended Operating Conditions

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
$T_{\rm J}$	Maximum Junction Temperature		$\overline{}$		125	°C
T_A	Ambient Operating temperature		-40		85	°C
V_{DDx}	Supply Voltage with respect to Ground	Any VDD pin, 1.8V supply	1.71	1.8	1.89	\vee
		Any VDD pin, 2.5V supply	2.375	2.5	2.625	\vee
		Any VDD pin, 3.3V supply	3.135	3.3	3.465	V
t_{PU}	Power-up time for all VDDs to reach minimum specified voltage.	Power ramps must be monotonic. For more considerations, see Application Information.	0.2		5	ms

Table 7. Recommended Operating Conditions [a][b]

a. All electrical characteristics are specified over Recommended Operating Conditions unless noted otherwise.

b. All conditions in this table must be met to guarantee device functionality and performance.

2.4 Electrical Characteristics

Symbol Parameter Conditions Typical Maximum PCIe Limit Unit tjphPCIeG1-CC PCIe Refclk Jitter in Clock Generator Mode (Common Clocked Architecture, SSC = 0%, -0.3%, -0.5%) PCIe Gen 1 (2.5 GT/s) | 4330 | 8622 | 86,000 | fs pk-pk t_{iphPCIeG2-CC} PCIe Gen 2 Hi Band (5 GT/s) $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \end{array}$ 547 $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \end{array}$ 3000 fs RMS PCIe Gen 2 Lo Band (5 GT/s) 76 | 210 | 3100 $t_{\text{iphPCleG3-CC}}$ (Common Clocked PCIe Gen 3 (8 GT/s) 126 246 1000 $t_{\text{inhPCleG4-CC}}$ Rightestate, $\begin{array}{|c|c|c|c|c|c|c|c|}\n\hline\n\text{to} & & & \text{Acm} & \text{R} & \text{Acm} & \text{Acm} \\
\hline\n\end{array}$ PCIe Gen 4 (16 GT/s) ^{[c][d]} 126 246 246 500 $t_{\text{iphPCleGS-CC}}$ | PCIe Gen 5 (32 GT/s) [c][e] [c][e] [c][e] 49 I 95 150 $t_{\text{inhPCle6-CC}}$ PCIe Gen 6 (64 GT/s) ^{[\[c\]\[](#page-20-2)f]} 29 59 100 t_{iphPCIeG2-SRIS} PCIe Refclk Jitter Clock Generator Mode (SRIS Architecture, $SSC = -0.5%$ PCIe Gen 2 (5 GT/s) | 1342 | 1474 N/A [g] f s RMS tjphPCIeG3-SRIS PCIe Gen 3 (8 GT/s) 313 355 $t_{\text{jphPCleG4-SRIS}}$ $\begin{array}{|l|l|} \text{SSC} = -0.5\% \end{array}$ PCIe Gen 4 (16 GT/s) 137 137 178 t_{iphPCIeG5-SRIS} PCIe Refclk Jitter Clock Generator Mode (SRIS Architecture, $SSC = -0.3%$ PCIe Gen 5 (32 GT/s) | 104 | 146 $t_{\text{jphPCleG6-SRIS}}$ (SKIS Architecture, PCIe Gen 6 (64 GT/s) 115 115 174 tjphPCIeG2-SRNS t_{jphPCIeG3-SRNS} | PCIe Refclk Jitter in Clock |PCIe Gen 3 (8 GT/s) 61 131 Generator Mode (SRNS Architecture, $SSC = 0\%)$ PCIe Gen 2 (5 GT/s) 137 277 N/A [\[g\]](#page-20-3) \mid fs RMS tjphPCIeG4-SRNS PCIe Gen 4 (16 GT/s) 61 131 $t_{\text{inhPCleGS-SRNS}}$ $\begin{array}{|l|l|} \text{SSC} = 0\% \end{array}$ PCIe Gen 5 (32 GT/s) $\begin{array}{|l|l|} \text{24} & \text{52} \end{array}$ t_{iphPCIeG6-SRNS} | PCIe Gen 6 (64 GT/s) | 15 | 31

Table 8. PCIe Refclk Jitter for VDDO = 1.8V [a][b]

Table 8. PCIe Refclk Jitter for VDDO = 1.8V [a][b] (Cont.)

a. The Refclk jitter is measured after applying the filter functions found in *PCI Express Base Specification 6.0, Revision 0.9*. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.

- b. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately - Jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- c. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.
- d. Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- e. Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- f. Note that 0.15 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- g. The *PCI Express Base Specification 6.0, Revision 0.9* provides the filters necessary to calculate SRIS and SRNS jitter values; it does not provide specification limits, hence the N/A in the Limit column. SRIS and SRNS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- h. The RMS sum of the source jitter and the additive jitter must be less than the jitter specification listed for the clock generator operating mode.

Table 9. PCIe Refclk Jitter for VDDO = 2.5V [a][b]

Table 9. PCIe Refclk Jitter for VDDO = 2.5V [a][b] (Cont.)

a. The Refclk jitter is measured after applying the filter functions found in *PCI Express Base Specification 6.0, Revision 0.9*. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.

b. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately - Jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.

c. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.

- d. Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- e. Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- f. Note that 0.15 ps RMS is to be used in channel simulations to account for additional noise in a real system.

g. The *PCI Express Base Specification 6.0, Revision 0.9* provides the filters necessary to calculate SRIS and SRNS jitter values; it does not provide specification limits, hence the N/A in the Limit column. SRIS and SRNS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.

h. The RMS sum of the source jitter and the additive jitter must be less than the jitter specification listed for the clock generator operating mode.

Table 10. PCIe Refclk Jitter for VDDO = 3.3V [a][b]

Table 10. PCIe Refclk Jitter for VDDO = 3.3V [a][b] (Cont.)

a. The Refclk jitter is measured after applying the filter functions found in *PCI Express Base Specification 6.0, Revision 0.9*. See the "Test Loads" section of the datasheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.

b. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements can be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.

- c. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- d. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- e. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- Note that 0.15ps RMS is to be used in channel simulations to account for additional noise in a real system.
- g. The *PCI Express Base Specification 6.0, Revision 0.9* provides the filters necessary to calculate SRIS and SRNS jitter values; it does not provide specification limits, hence the N/A in the Limit column. SRIS and SRNS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- h. The RMS sum of the source jitter and the additive jitter must be less than the jitter specification listed for the clock generator operating mode.

Table 11. Phase Jitter and Phase Noise – 1.8V VDDO [a][b]

a. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

b. Characterized using a Rohde and Schwarz SMA100 overdriving the XTAL interface.

Table 12. Phase Jitter and Phase Noise – 2.5V VDDO [a][b]

a. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

b. Characterized using a Rohde and Schwarz SMA100 overdriving the XTAL interface.

Table 13. Phase Jitter and Phase Noise – 3.3V VDDO [a][b]

a. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

b. Characterized using a Rohde and Schwarz SMA100 overdriving the XTAL interface.

Table 14. Clock Input Frequencies [a]

a. For crystal characteristics, see [Table](#page-21-2) 15.

Table 15. External Crystal Characteristics

a. These parameters are required, regardless of crystal used.

b. These parameters are customer/application dependent. Common maximum values are F_{TOL} = \pm 20ppm, F_{STAB} = \pm 20ppm, and Aging = ±5ppm/10years. The customer is free to adjust these parameters to their particular requirements.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
$\overline{}$	Resonance Mode	$\overline{}$		Fundamental			
^T INXTAL	Crystal frequency	Fundamental mode		78.125		MHz	
$\mathsf{r}_{\texttt{STAB}}$	Frequency Stability	Includes both initial accuracy and variation over temperature.			±30	ppm	
	Aging	Over the first ten years	-		±5		

Table 16. Internal Crystal Characteristics (AQ Versions Only)

Table 17. Output Frequencies and Startup Times [a]

a. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

b. Measured from when all power supplies have reached > 90% of nominal voltage to the first stable clock edge on the output. A stable clock is defined as one generated from a locked PLL (as appropriate for the configuration listed) with no further perturbations in frequency expected. Includes time needed to load a configuration from internal OTP. For important additional power supply sequencing considerations, see [Power Considerations.](#page-48-3)

c. Start-up time will depend on the actual configuration used. For more information, please contact Renesas technical support

Table 18. Output-to-Output, Input-to-Output Skew – LP-HCSL Outputs 1.8V/2.5V/3.3V VDDO [a]

a. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

b. Defined as the time between the rising edges of two outputs of the same frequency, configuration, loading, and supply voltage.

c. This parameter is defined in accordance with JEDEC Standard 65

d. Defined as the time between to output rising edge and the input rising edge that caused it.

Table 19. Output-to-Output, Input-to-Output Skew – LVDS Outputs 1.8V/2.5V/3.3V VDDO [a]

a. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

b. Defined as the time between the rising edges of two outputs of the same frequency, configuration, loading, and supply voltage.

c. This parameter is defined in accordance with JEDEC Standard 65

d. Defined as the time between to output rising edge and the input rising edge that caused it.

Table 20. Output-to-Output, Input-to-Output Skew – LVCMOS Outputs 1.8V/2.5V/3.3V VDDO [a]

a. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

b. Defined as the time between the rising edges of two outputs of the same frequency, configuration, loading, and supply voltage.

c. This parameter is defined in accordance with JEDEC Standard 65

d. Defined as the time between to output rising edge and the input rising edge that caused it.

Table 21. LVCMOS AC/DC Output Characteristics - 1.8V VDDO[a]

a. See Test Loads for additional information.

b. These values are compliant with JESD8-7A.

c. $V_T = 20\%$ to 80% of VDDO, $C_L = 4.7pF$.

Table 22. LVCMOS AC/DC Output Characteristics - 2.5V VDDO[a]

a. See Test Loads for additional information.

b. These values are compliant with JESD8-5A.01.

c. $V_T = 20\%$ to 80% of VDDO, $C_L = 4.7pF$.

Table 23. LVCMOS AC/DC Output Characteristics - 3.3V VDDO[a]

Table 23. LVCMOS AC/DC Output Characteristics - 3.3V VDDO[a] (Cont.)

a. See Test Loads for additional information.

b. These values are compliant with JESD8C.01.

c. $V_T = 20\%$ to 80% of VDDO, $C_L = 4.7pF$.

Table 24. LVDS AC/DC Output Characteristics - 1.8V V_{DDO} [a]

a. See Test Loads for additional test conditions.

b. Single-ended measurement

Table 25. LVDS AC/DC Output Characteristics - 2.5V/3.3V V_{DDO} [a]

a. See Test Loads for additional test conditions.

b. Single-ended measurement

a. Standard high impedance load with C_L = 2pF. See Test Loads

b. Measured from single-ended waveform.

c. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLKb.

d. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.

e. Defined as the total variation of all crossing voltages of Rising CLK and Falling CLKb. This is the maximum variance in V_{CROSS} for any particular system.

f. Measured from differential waveform.

a. Standard high impedance load with C_L = 2pF. See Test Loads.

b. Measured from single-ended waveform.

c. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLKb.

d. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.

e. Defined as the total variation of all crossing voltages of Rising CLK and Falling CLKb. This is the maximum allowed variance in V_{CROSS} for any particular system.

f. Measured from differential waveform.

Table 28. LP-HCSL AC/DC Characteristics, 100MHz PCIe - 1.8V V_{DDO} [a]

a. Standard high impedance load with C_1 = 2pF. See Test Loads.

b. The specification limits are taken from either the *PCIe Base Specification Revision 6.0* or from relevant x86 processor specifications, whichever is more stringent.

c. Measured from single-ended waveform.

- d. Defined as the maximum instantaneous voltage including overshoot.
- e. Defined as the minimum instantaneous voltage including undershoot.

f. Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-.

g. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.

h. Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in V_{CROSS} for any particular system.

- i. Measured from differential waveform.
- j. Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing.
- k. Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ±75 mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Spec. Limit [b]	Unit
V_{MAX}	Absolute Max Voltage Includes 300mV of overshoot (Vovs) [c][d]	V _{HIGH} set to 900mV.			1088	1150	
V_{MIN}	Absolute Min Voltage Includes -300mV of undershoot (Vuds) [c][e]		-174			-300	mV
V _{HIGH}	Voltage High [c]		743	869	994	\blacksquare	
V_{LOW}	Voltage Low ^[c]	V_{HIGH} set to 800mV.	-92	-7	58		
V _{CROSS}	Crossing Voltage (abs) [c][f][g]	V _{HIGH} set to 800mV,	256	406	533	250 to 550	mV
ΔV_{CROSS}	Crossing Voltage (var) [c][f][h]	scope averaging off.	÷,	27	40	140	
dv/dt	Slew rate [i][j]	V _{HIGH} set to 800mV, Fast slew rate, scope averaging on.	1.3	2.6	3.9		
		V _{HIGH} set to 800mV, Slow slew rate, scope averaging on.	$\mathbf{1}$	1.7	3.1	1 to 4	V/ns
$\Delta T_{R/F}$	Rise/fall matching [c][k]	V _{HIGH} set to 800mV. Fast or slow slew rate.		8	19.7	20	$\%$
V _{HIGH}	Voltage High [c]		800	925	1051	$\overline{}$	
V_{LOW}	Voltage Low ^[c]	V _{HIGH} set to 900mV.	-95	-2	68		mV
V_{CROSS}	Crossing Voltage (abs) [c][f][g]	V _{HIGH} set to 900mV,	286	454	629	250 to 600	
ΔV_{CROSS}	Crossing Voltage (var) [c][f][h]	scope averaging off.		27	40	140	
dv/dt	Slew rate [i][j]	V _{HIGH} set to 900mV, Fast slew rate, scope averaging on.	1.4	2.8	4.2	1 to 4.2	V/ns
		V _{HIGH} set to 900mV, Slow slew rate, scope averaging on.	1.2	2.0	3		
$\Delta T_{R/F}$	Rise/fall matching [c][k]	V _{HIGH} set to 900mV. Fast or slow slew rate.		6	18.7	20	$\frac{0}{0}$
t_{DC}	Output Duty Cycle ^[i]	$V_T = 0V$ differential.	49	50	51	45 to 55	
t _{jcyc-cyc}	Jitter, Cycle to cycle [i]	Across all settings in this table at 100MHz.		30	48.3	50	ps

Table 29. LP-HCSL AC/DC Characteristics, 100MHz PCIe - 2.5V/3.3V V_{DDO} [a]

a. Standard high impedance load with C_1 = 2pF. See Test Loads.

b. The specification limits are taken from either the *PCIe Base Specification Revision 6.0* or from relevant x86 processor specifications, whichever is more stringent.

c. Measured from single-ended waveform.

- d. Defined as the maximum instantaneous voltage including overshoot.
- e. Defined as the minimum instantaneous voltage including undershoot.
- f. Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-.
- g. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- h. Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in V_{CROSS} for any particular system.
- i. Measured from differential waveform.
- j. Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing.
- k. Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ±75 mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate.

Table 30. 100MHz PCIe Output Clock Accuracy and SSC

a. The specification limits are taken from either the *PCIe Base Specification Revision 6.0* or from relevant x86 processor specifications, whichever is more stringent.

b. Measured from differential waveform.

c. PPM refers to parts per million and is a DC absolute period accuracy specification. 1 PPM is 1/1,000,000th of 100.000000MHz exactly or 100Hz. For 100PPM, then we have an error budget of 100Hz/PPM * 100PPM = 10kHz. The period is to be measured with a frequency counter with measurement window set to 100 ms or greater. The ±100PPM applies to systems that do not employ Spread-Spectrum Clocking, or that use common clock source. For systems employing Spread-Spectrum Clocking, there is an additional 2,500PPM nominal shift in maximum period resulting from the 0.5% down spread resulting in a maximum average period specification of +2,600PPM for Common Clock Architectures. SRIS Architectures may have a lower allowed spread percentage. Devices meeting these specifications automatically meet the less stringent -300ppm to +2800ppm tolerances for data rates ≤16GT/s. Refer to Section 8.6 of the *PCI Express Base Specification, Revision 6.0*.

- d. Defined as the absolute minimum or maximum instantaneous period. This includes cycle-to-cycle jitter, relative PPM tolerance, and spread-spectrum modulation. Devices meeting these specifications automatically meet the less stringent and 9.847ns to 10.203ns tolerances for data rates ≤16GT/s.
- e. Measurement is made over a 0.5us time interval with a 1st order LPF with an fC of 60x the SSC modulation frequency (1.89MHz for 31.5kHz modulation frequency).
- f. This is the default value used for all PCIe Common Clock architecture jitter calculations. There are form factors (for example topologies including long cables) that may exceed this limit. Contact Renesas for assistance calculating jitter if your topology exceeds 12ns.

Table 31. Spread-Spectrum Programmability

a. Spread off is 0%.

a. Input specifications refer to signals XIN_REFIN, XOUT_REFINb, GPI[3:0], GPIO[4:0], when acting as inputs. Output specifications refer to signals GPIO[4:0], when acting as outputs. To determine which VDD pin is referenced for each group in [Table](#page-33-0) 32, see GPI and GPIO VDD pin assignments in [Pin Information](#page-5-4). For SCL_SCLK, SDA_SDI, see the I2C/SMBus electrical characteristics [Table](#page-36-1) 37 and [Table](#page-36-2) 38.

b. CLKIN[1:0]/CLKIN[1:0]b used as two single-ended clocks rather than as a differential clock.

c. These values are compliant with JESD8-7A. These values only apply to XIN_REFIN and XOUT_REFINB when "Input Buffer" mode is selected. See the Applications section for more details.

Table 33. GPI/GPIO Electrical Characteristics – 2.5V VDDD, VDDR, or VDDX [a][b]

a. Input specifications refer to signals XIN_REFIN, XOUT_REFINb, GPI[3:0], GPIO[4:0], when acting as inputs. Output specifications refer to signals GPIO[4:0], when acting as outputs. To determine which VDD pin is referenced for each group in [Table](#page-33-1) 33, see GPI and GPIO VDD pin assignments in [Pin Information](#page-5-4). For SCL_SCLK, SDA_SDI, see the I2C/SMBus electrical characteristics [Table](#page-36-1) 37 and [Table](#page-36-2) 38.

b. CLKIN[1:0]/CLKIN[1:0]b used as two single-ended clocks rather than as a differential clock.

c. These values are compliant with JESD8-5A.01. These values only apply to XIN_REFIN and XOUT_REFINB when "Input Buffer" mode is selected. See the Applications section for more details.

Table 34. GPI/GPIO Electrical Characteristics – 3.3V VDDD, VDDR, or VDDX [a][b]

a. Input specifications refer to signals XIN_REFIN, XOUT_REFINb, GPI[3:0], GPIO[4:0], when acting as inputs. Output specifications refer to signals GPIO[4:0], when acting as outputs. To determine which VDD pin is referenced for each group in [Table](#page-34-0) 34, see GPI and GPIO VDD pin assignments in [Pin Information](#page-5-4). For SCL_SCLK, SDA_SDI, see the I2C/SMBus electrical characteristics [Table](#page-36-1) 37 and [Table](#page-36-2) 38.

b. CLKIN[1:0]/CLKIN[1:0]b used as two single-ended clocks rather than as a differential clock.

c. These values are compliant with JESD8-5A.01. These values only apply to XIN_REFIN and XOUT_REFINB when "Input Buffer" mode is selected. See the Applications section for more details.

Table 35. CMOS GPI/GPIO Common Electrical Characteristics [a][b]

a. Input specifications refer to signals XIN_REFIN, XOUT_REFINb, GPI[3:0], GPIO[4:0], when acting as inputs. Output specifications refer to signals GPIO[4:0], when acting as outputs. For VDD pin mapping, see GPI and GPIO VDD pin assignments in [Pin Information](#page-5-4).

b. CLKIN[1:0]/CLKIN[1:0]b used as two single-ended clocks rather than as a differential clock.

Symbol	Parameter	Conditions	Typical	Maximum	Unit	
I_{DDX}	V _{DDX} Supply Current	Crystal oscillator supply	3.5	5	mA	
I _{DDA}	V _{DDA} Supply Current	V_{DDA} = any valid supply.	142	151	mA	
I _{DDD}	V _{DDD} Supply Current	V_{DDD} = any valid supply.	69	73	mA	
	V _{DDO} Supply Current per output pair, CMOS mode (both OUT[x] and OUT[x]b enabled). [e][f]	$V_{DDO} = 1.8V \pm 5\%$.	13	20		
		$V_{DDO} = 2.5V + 5\%$.	18	24	mA	
		$V_{DDO} = 3.3V + 5\%$.	25	33		
I _{DDO_CMOS}	V _{DDQ} Supply Current per output pair, CMOS mode (OUT[x] or OUT[x]b enabled, other output Hi-Z). [e][f]	$V_{DDO} = 1.8V + 5\%$.	8	16		
		V_{DDO} = 2.5 \pm 5%.	11	17	mA	
		$V_{DDO} = 3.3 + 5\%$.	15	23		
I DDO_LPHCSL	V _{DDO} Supply Current per output pair [e][f]	LP-HCSL outputs, 85ohm impedance, fast slew rate, 650MHz. V_{DDO} = any valid supply.	12	19	mA	
		LP-HCSL outputs, 85ohm impedance, fast slew rate, 100MHz for PCIe. V _{DDO} = any valid supply.	13	17		
I DDO_LVDS	V _{DDO} Supply Current per output pair, LVDS mode [c][d]	V_{DDO} = any valid supply.	8	17	mA	
IDD IOD	V _{DDO} Divider Supply Current	Portion of VDDO used by IOD	25	28	mA	
I _{DD_FOD}	V _{DDQ} Divider Supply Current	Portion of VDDO used by FOD	38	51	mA	
I DD_PD	Total Power Down Current	Power Down Mode Enabled, VDDs = 1.8V	13	16		
		Power Down Mode Enabled, VDDs = 2.5V	15	23	mA	
		Power Down Mode Enabled, VDDs = 3.3V	19	38		

Table 36. Power Supply Current [a] (Cont.)

a. Current consumption figures represent a worst-case consumption with all functions associated with the particular voltage supply enabled and all outputs running at maximum speed, unless otherwise noted. This information is provided to allow for design of appropriate power supply circuits that will support all possible register-based configurations for the device. To determine actual consumption for the user's device configuration, see [Power Considerations](#page-48-3). Outputs are not terminated. Values apply to all voltage levels unless noted.

- b. Voltage of the input signal must be appropriate for the V_{DDR} voltage supply level when using a DC-coupled connection. For example, when supplying an LVDS input signal that is referenced to a 2.5V supply at its source, the V_{DDR} supply must also be 2.5V nominal voltage. When using a 3.3V CMOS input signal, V_{DDR} must be 3.3V
- c. There are two possible input clock pairs. If both are used, the current for each type must be added together. If the external clock(s) is/are AC-coupled, the internal DC-bias must be enabled and also added to the total I_{DDR} current.

d. LVPECL and CML input clocks are not supported when V_{DDR} = 1.8V.

- e. I_{DDO-x} denotes the current consumed by each output driver and does not include output divider current. These values are measured at maximum output frequency, unless otherwise stated (200MHz for LVCMOS outputs and 650MHz for differential outputs).
- f. Please refer to the Output Driver and Output Divider V_{DDO} Pin Assignments Table to determine the allocation of I_{DDO IOD}, I_{DDO FOD} and I_{DDO-x} to each V_{DDO} pin.

a. V_{OH} is governed by the V_{PUP} , the voltage rail to which the pull up resistors are connected.

Figure 2. I 2C/SMBus Slave Timing Diagram

Table 38. I 2C/SMBus Bus AC Electrical Characteristics (Cont.)

a. A master shall not drive the clock at a frequency below the minimum f_{SMB}. Further, the operating clock frequency shall not be reduced below the minimum value of f_{SMB} due to periodic clock extending by slave devices as defined in Section 5.3.3 of the *SMBus 2.0 Specification*. This limit does not apply to the bus idle condition, and this limit is independent from the t_{LOW:SEXT} and t_{LOW:MEXT} limits. For example, if the SMBCLK is high for t_{HIGH:MAX} the clock must not be periodically stretched longer than $1/f_{\text{SMB}\cdot\text{MIN}} - t_{\text{HIGH}\cdot\text{MAX}}$. This requirement does not pertain to a device that extends the SMBCLK low for data processing of a received byte, data buffering and so forth for longer than 100µs in a non-periodic way.

b. A device must internally provide sufficient hold time for the SMBDAT signal (with respect to the V_{IH:MIN} of the SMBCLK signal) to bridge the undefined region of the falling edge of SMBCLK.

- c. Slave devices may have caused other slave devices to hold SDA low. The maximum time that a device can hold SMBDAT low after the master raises SMBCLK after the last bit of a transaction. A slave device may detect how long SDA is held low and release SDA after the time out period.
- d. Devices participating in a transfer can abort the transfer in progress and release the bus when any single clock low interval exceeds the value of $t_{TIMEOUT:MIN}$. After the master in a transaction detects this condition, it must generate a stop condition within or after the current data byte in the transfer process. Devices that have detected this condition must reset their communication and be able to receive a new START condition no later than t_{TIMEOUT:MAX}. Typical device examples include the host controller, and embedded controller, and most devices that can master the SMBus. Some simple devices do not contain a clock low drive circuit; this simple kind of device typically may reset its communications port after a start or a stop condition. A timeout condition can only be ensured if the device that is forcing the timeout holds the SMBCLK low for $t_{TIMEOUT:MAX}$ or longer.
- e. The device has the option of detecting a timeout if the SDA_nCS pin is also low for this time.
- f. $t_{H1GH:MAX}$ provides a simple guaranteed method for masters to detect bus idle conditions. A master can assume that the bus is free if it detects that the clock and data signals have been high for greater than $t_{HIGH:MAX}$.
- g. $t_{HIGH+MAX}$ provides a simple guaranteed method for masters to detect bus idle conditions. A master can assume that the bus is free if it detects that the clock and data signals have been high for greater than $t_{HIGH:MAX}$.
- h. $t_{\text{LOW-SET}}$ is the cumulative time a given slave device is allowed to extend the clock cycles in one message from the initial START to the STOP. It is possible that another slave device or the master will also extend the clock causing the combined clock low extend time to be greater than $t_{LOW:SEXT}$. Therefore, this parameter is measured with the slave device as the sole target of a full-speed master.
- i. The rise and fall time measurement limits are defined as follows:

Rise Time Limits: $(V_{I L:MAX} - 0.15V)$ to $(V_{I H:MIN} + 0.15V)$

Fall Time Limits: $(V_{H:MIN} + 0.15V)$ to $(V_{H:MAX} - 0.15V)$

Devices must provide a means to reject noise spikes of a duration up to the maximum specified value.

spi_clk_sel = 1

Figure 3. SPI Bus Timing

a. Adding the extra half period of delay is a register programming option to emulate read data being clocked out on the opposite edge of the SCLK to the write data.

b. This is the time until the device releases the signal. Rise time to any specific voltage is dependent on pull-up resistor strength and PCB trace loading.

Table 40. Power Supply Noise Rejection

a. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

b. VDDX = VDDR = VDDR2 = VDDA = VDD[0:6] = 1.8V ±5%, VSS = 0V, TA = -40°C to 85°C.

c. 50mV peak-to-peak sine wave applied injected on indicated power supply pin(s).

d. Noise spur amplitude measured relative to 156.25MHz carrier frequency.

e. Excluding VDDOx of the output being measured.

f. VDDX = VDDR = VDDR2 = VDDA = VDD $[0.6]$ = 2.5V or 3.3V ±5%, VSS = 0V, TA = -40°C to 85°C.

3. Functional Description

The RC210xxA is a small-form factor, fully integrated, low-power, high performance frequency synthesizer providing excellent phase jitter on reference clocks for PCI express and Ethernet, while covering a wide range of output frequencies up to 650MHz. It can simultaneously provide low phase jitter non-spreading clocks for Ethernet and storage applications, while providing spread-spectrum PCIe Gen6 clocks.

The following sections provide an overview of the RC210xxA.

3.1 Power-Up, Configuration, and Serial Interfaces

The RC210xxA can be powered up and configured in three ways:

- 1. From 1 of 27 internal non-volatile memory using OTP user configurations (UserCfgs)
- 2. From its slave serial interface
- 3. From an external I2C EEPROM

The RC210xxA supports three slave serial interfaces (I2C, SPI, and SMBUS), and one serial master interface (I2C). These interfaces share the same pins, so only one is available at a time.

3.2 Input Clocks

The RC210xxA supports one crystal/reference input and up to two differential or four single-ended clock inputs.

3.2.1 Crystal/Reference Input

The crystal input supports crystal frequencies of 8MHz to 80MHz. It has programmable internal load capacitors to support crystals with CL = 6pF to 12pF. Internal crystal variants of RC210xxA support a trim value in OTP that can be set during ATE to compensate for initial frequency offset of the internal crystal.

The crystal input may being over-driven with differential or single-ended inputs with proper external terminations. It also supports being over-driven with a clipped sine-wave TCXO with a $0.8V_{\text{PP}}$ signal.

The supported frequency range is same as reference clock inputs: 1kHz to 650MHz in differential mode, and 1kHz to 200MHz in single-ended mode.

An available LOS monitor detects the loss of signal on crystal input.

3.2.2 Clock Inputs

There are two differential clock inputs that support LVDS, HCSL, or single-ended CMOS logic levels without external terminations. LVPECL or CML clock inputs may be supported with external terminations and/or AC coupling. Internal terminations are available for both HCSL and LVDS logic levels. Additionally, HCSL input terminations support both 100ohm and 85ohm operating environments.

If set to single-ended type, the differential inputs turn into two single-ended inputs. CLKIN0 drives clkin0 internally, CLKIN0b drives clkin1 internally. CLKIN1 drives clkin2 internally, and CLKIN1b drives clkin3 internally. If set to differential type, CLKIN0/CLKIN0b pair drives clkin0 while CLKIN1/CLKIN1b pair drives clkin2. Internal biasing is available for AC-coupled applications. The two clock inputs can be left floating when unused. An available LOS monitor detects the loss of signal on crystal input.

3.3 Clock Input Monitor

The APLL input is monitored for Loss of Signal (LOS).

The LOS monitor detects missing edges over a window of several reference clock periods. For the best accuracy, it is recommended to program the window to be equal to at least 8 times that of the measuring clock period.

3.4 APLL

The APLL is fractional LC-VCO based PLL with an operating range from 9.5GHz to 10.7GHz. Any of the available input clocks can be selected to drive the APLL, and the input clock can be frequency doubled for increased performance. The APLL is temperature compensated for the utmost frequency stability. For synchronous, deterministic requirements, the APLL also supports ZDB mode where CLKIN0 is used for the feedback input.

3.4.1 APLL Lock Detector

The APLL lock detector indicates whether the APLL is locked to a functioning crystal or reference input by monitoring the phase errors. Lock status can be sent on to a GPIO pin or in the register map.

3.5 Output Dividers

The RC210xxA provides four integer and three fractional output dividers.

3.5.1 Integer Output Dividers

All four Integer Output Dividers (IOD) are identical. They use a 25-bit divider to provide output frequencies of 1kHz to 650MHz from the VCO clock. Changing IOD values results in an immediate change to the new frequency. Glitch-less squelch and release of the IOD clock is supported. When enabled, this mimics a gapped clock behavior when an IOD frequency is changed.

3.5.2 Fractional Output Dividers

There are three Fractional Output Dividers (FOD). Each FOD can divide down the VCO clock to provide frequencies from 1kHz to 650MHz. Each FOD is implemented in two stages. The first stage is an 8-bit fractional divider with Digital Control Delay (DCD) correction. The DCD FOD allows a divide down of the VCO clock to 30MHz to 650MHz. A 17-bit second-stage integer divider with minimum divide ratio of 4 and a maximum ratio of $2*(2^{17}-1)$ allows output frequencies lower than 30MHz. For output frequencies above 30MHz, this second-stage divider may be bypassed.

3.5.2.1 Spread-Spectrum Clocking

FOD0 and FOD1 support Spread-Spectrum Clocking (SSC).

When SSC is enabled, the spread spectrum engine modulates the FOD divider ratio with a triangular modulation pattern. The modulation can be programmed for either down-spread or center-spread. The SSC modulation frequency can be programmed to a value between 30kHz to 63kHz. The SSC amplitude can be programmed in 0.05% steps to -1.5% for down spread, or ±1.5% for center spread. When turning off SSC, the current modulation cycle completes, returning the output to the non-spreading frequency before the SSC stops.

3.5.2.2 Sync and Phase Adjustment

Each FOD can adjust its output clock phase with a step size of 1/4 VCO period up to about ±20ns. The adjustment can be of either positive or negative directions.

IOD phase adjustment is same as FOD phase adjustment but with a step size of one VCO period.

3.6 Clock Outputs

The RC210xxA supports up to 12 differential or 24 single-ended clock outputs or any combination of differential and single-ended clock outputs. Every differential clock output can be programmed as two single-ended clock outputs.

3.6.1 Output Types

The RC210xxA outputs drive HCSL inputs (such as those used in PCIe applications) directly. They use Low-Power HCSL (LP-HCSL) driver technology to eliminate external termination resistors. The LP-HCSL outputs can be set to 85ohm or 100ohm differential output impedance. The LP-HCSL outputs have selectable output swing and slew rate settings.

The RC210xxA outputs may also be set to LVDS. LVDS outputs require only a 100ohm resistor between the true and complement inputs of the receiver clock input. LVDS outputs have selectable amplitude. Both LVDS and LP-HCSL outputs provide LVPECL and CML-compatible output swing levels by using external AC coupling.

If set to single-ended mode, the output pair can drive either pin or both pins. If both pins are enabled, they can be in phase, or inverted phase. The single-ended outputs support CMOS swings of 1.8V, 2.5V, or 3.3V as determined by their VDDO voltage.

3.6.2 Output Banks

The RC210xxA maps the internal and external frequency sources to output banks, that can be programmed in register out_bank_src, according to [Table](#page-42-1) 41. There are up to 12 clock outputs arranged in seven output banks. Each bank sits on its own VDDO (each VDDO also supplies an IOD or FOD according to [Table](#page-42-2) 42).

Table 42. VDD Pin Assignments for Outputs, Integer Output Dividers, and Fractional Output Dividers

4. Application Information

4.1 Recommendations for Unused Input and Output Pins

4.1.1 CLKIN/CLKINb [1:0] Inputs

For applications that do not require the use of reference clock inputs, both CLKIN and CLKINb should be left floating. If the CLKIN/CLKINb inputs are connected but not used by the device, Renesas recommends that CLKIN and CLKINb be connected to static signals, not active signals.

4.1.2 LVCMOS Control Pins

LVCMOS control pins have selectable internal pull-ups and/or pull-downs. Additional resistance is not required but may be added for additional protection. A 10k Ω resistor can be used.

4.1.3 LVCMOS Outputs

Any LVCMOS output may be left floating if unused. There should be no trace attached. The mode of the output buffer should be set to high impedance state to avoid unnecessary noise generation.

4.1.4 Differential Outputs

All unused differential outputs may be left floating. There should be no trace attached. Both sides of the differential output pair should be treated the same, either left floating or terminated.

4.2 CLKIN/CLKINb Clock Input Interface

The RC210xxA provides a programmable input buffer for reference clock inputs, as shown in [Figure](#page-43-7) 4. This programmable buffer supports most standard signaling protocols with no need for external termination components at the receiver end of the transmission line.

By making appropriate register selections, the switches labeled in [Figure](#page-43-7) 4 can be closed as shown in [Table](#page-44-4) 43 to support the indicated protocols. With the switches closed as indicated, the input buffer will operate as shown in [Figure](#page-44-3) 5 for the various input reference signal protocols. Note that HCSL is used in both 100ohm and 85ohm transmission line environments and this input buffer supports both with no external terminations required.

Table 43. Input Buffer Programming Options for Specific Signaling Protocols

a. In this mode of operation, AC-coupling capacitors must be used to isolate the voltage level of the transmitter from the receiver. The signal must be properly terminated on the transmitter side of the AC-coupling capacitors. Bias terminations are needed between the ACcoupling capacitors and the RC210xxA.

Figure 5. Input Buffer Behavior by Protocol

4.3 Overdriving the XTAL Interface

4.3.1 XTAL Interface Set to Input Buffer Mode

The RC210xxA has two bits to disconnect the internal XO and enable input buffer mode on the XIN_REFIN/XOUT_REFINb pins. First, setting sel_ib_xo = 0, disconnects the internal XO. Next, setting xo ib cmos $sel = 1$ enables the LVCMOS input clock path. Setting these two bits as indicated removes any ACcoupling or input voltage requirements for overdriving the XTAL interface. Note that the maximum input swing is still governed by the VDDX supply rail. When set to input buffer mode, the input can be directly driven with a single-ended or differential oscillator. There is no internal termination capability when using the XTAL interface in input buffer mode. Other than this lack of internal terminations, the input buffer mode has all capabilities of the CLKIN/CLKINb interfaces.

4.3.2 XTAL Interface in XO Mode, Input Buffer Mode Not Selected

If the two bits mentioned above are not set as indicated, then there is a limitation of 1.2V on the XIN_REFIN/XOUT_REFINb pins. Input buffer mode is preferred as described in section [4.3.1.](#page-44-1)

The XIN_REFIN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XOUT pin can be left floating. The amplitude of the input signal should be between

500mV and 1.2V, and the slew rate must be \geq 0.2V/ns. For 1.2V LVCMOS, inputs can be DC-coupled into the device as shown in [Figure](#page-45-0) 6. For LVCMOS drivers with > 1.2V swing, the amplitude must be reduced from full swing to at least 1.2V in order to prevent signal interference with the power rail. The sum of the driver output impedance and Rs must equal the transmission line impedance to prevent overshoot and undershoot.

Figure 6. 1.2V LVCMOS Driver to XTAL Input Interface

[Figure](#page-45-1) 7 shows an example of the interface diagram for a high-speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equal the transmission line impedance. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. We also need to scale the 3.3V LVCMOS swing to 1.2V (~1/3 of the swing). This yields R1 = 2 x R2 while R1 || R2 = 50Ω. Solving for a 50Ω ohm system gives R1 = 150Ω and R2 = 75Ω. The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Different scaling factors are required for 2.5V and 1.8V LVCMOS drivers.

Figure 7. LVCMOS Driver to XTAL Input Interface

[Figure](#page-45-2) 8 shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XIN_REFIN input. Renesas recommends that all components in the schematics be placed in the layout. Though some components may not be used by the application, they can be used for debugging purposes.

Figure 8. LVPECL Driver to XTAL Input Interface

4.4 Differential Output Terminations

4.4.1 Direct-Coupled LP-HCSL Termination

For the LP-HCSL differential protocol, the following termination scheme is recommended (see [Figure](#page-46-4) 9). The RC210xxA supports internal source terminations (see [Figure](#page-46-4) 9*)* for 85 ohm or 100 ohm differential transmission lines. No external components are needed.

Figure 9. Standard HCSL Termination

4.4.2 Direct-Coupled LVDS Termination

For LVDS differential protocol, the following termination scheme is recommended (see [Figure](#page-46-5) 10). The recommended value for the termination impedance (Z_T) is between 90Ω and 132Ω. The actual value should be selected to match the differential impedance (Z_0) of the transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver in a 100Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, any external components should be surface-mounted and must be placed as close to the receiver as possible.

Figure 10. Standard LVDS Termination

4.4.3 AC-Coupled Differential Terminations for Other Protocols

Alternate differential protocols including LVPECL, CML and SSTL can be supported with AC-coupled LP-HCSL outputs. [Figure](#page-47-2) 11 shows a typical AC-coupled termination scheme for a 100Ω differential transmission-line environment. The RC210xxA supports a differential swing of 1.6V or 1.8V in LP-HCSL mode.

No terminations are needed between the RC210xxA and the AC-coupling capacitors. The resistors on the receiver side of the AC-coupling capacitors provide an appropriate voltage bias for the particular receiver. Finally, a 100Ω resistor across the differential pair (located near the receiver) attenuates reflections that may corrupt the clock signal integrity.

Often, receivers used with a high-performance device like the RC210xxA are equipped with internal terminations, voltage biasing, and even AC-coupling. Please consult your particular the receiver specification to determine if any or all of the indicated external components in [Figure](#page-47-2) 11 are needed.

Refer to *Driving LVPECL, LVDS, CML, and SSTL Logic with Renesas' "Universal" Low-Power HCSL Outputs"* (AN-891) on the RC210xxA product page for additional information on both re-biasing and amplitude attenuation.

If a smaller differential swing is desired as a starting point, refer to "LVDS Termination" in *Quick Guide - Output Terminations (AN-953)* located on the RC210xxA product page.

Please contact Renesas for additional support, if necessary.

Figure 11. AC-Coupling Termination

4.5 Crystal Recommendations

For the latest vendor / frequency recommendations, please contact Renesas.

4.6 External I2C Serial EEPROM Recommendations

An external I²C EEPROM can be used to store configuration data, please contact Renesas for specific recommendations. A specific configuration code is required for the devices to access an external I2C serial EEPROM at power up. See the ordering information.

4.7 Power Considerations

The electrical characteristics tables provide current consumption values for various blocks and output configurations, and can be used to estimate total current consumption for a particular design. The Renesas IC Toolbox, available on the Renesas website, can also be used to estimate current consumption.

A quick note on terms used in this section: "power rail" refers to the power connection to a particular VDD pin. This means that different VDD pins might be connected to the same voltage, yet can also be connected to different power rails. We will use "power rail" when discussing power sequencing considerations.

4.7.1 Power Sequencing Considerations

The power sequencing considerations must be followed to ensure robust operation of the RC210xxA. When the entire RC210xxA is powered from a single power rail, these considerations are easy to meet. For applications where multiple supply rails are used, meeting these considerations requires a bit of planning.

The RC210xxA has two GPIO functions (PWRGD/PWRDN# or PWRGD/RESTART#) which can simplify power supply sequencing in multi-power rail environments. There are two scenarios to consider. The first scenario does not use the PWRGD/PWRDN# or PWRGD/RESTART# function (GPI/GPIO pin). The second scenario uses the PWRGD/PWRDN# or PWRGD/RESTART# function. Both scenarios are discussed in the following sections.

4.7.1.1 Power-Up Operation without PWRGD/PWRDN# or PWRGD/RESTART# Function

Renesas recommends ramping the VDDA and VDDD power supply rails at the same time. They do not need to be the same voltage, although they can be is required. Both pins can also be tied to the same power supply rail if operating from the same voltage. Logic powered by the VDDA/VDDD pins controls the internal reset sequencer. After the VDDA/VDDD rails ramp, the VDDO rails need to ramp within $t_{VDDODLY}$ of the VDDA/VDDD rails. This

means the VDDO rails may ramp at the same time as the VDDA/VDDD rails, or may be delayed as much as 4ms. The reference voltage for measuring the ramp is 1.62V regardless of the supply voltage. [Figure](#page-48-2) 12 shows the power supply timing requirements without the PWRGD/PWRDN# or PWRGD/RESTART# function.

Figure 12. Power Supply Sequencing without PWRGD/PWRDN# or PWRGD/RESTART#

4.7.1.2 Power-Up Using PWRGD/PWRDN# or PWRGD/RESTART#

Using PWRGD/PWRDN# or PWRGD/RESTART# relaxes power supply sequencing requirements. The VDDA and VDDD power rails must still ramp as indicated in section [4.7.1.1,](#page-48-4) but using either function allows an indefinite delay of the VDDO power rails. When holding the pin low, the RC210xxA start-up sequence is paused until the pin is asserted high. This pin can be held low from the very beginning of the power-up sequence. The pin function is defined as follows:

- PWRGD means Power is Good (active high). Asserting PWRGD/PWRDN# or PWRGD/RESTART# high after all power rails are valid, tells the RC210xxA that power is good, power up completely and begin operation. The *first* high assertion of PWRGD/PWRDN# loads a new configuration into the device (selected by external pins if there are multiple configurations). Subsequent high assertions of PWRGD/PWRDN# return to the previously loaded configuration.
- PWRDN# means enter Power Down (active low). Asserting PWRGD/PWRDN# low puts (or keeps) the RC210xxA in a low power state, turning off as much internal logic as possible (including the APLL) to save the most power while keeping the power rails active. Returning from PWRDN# by asserting PWRGD/PWRDN# high resumes the previous operating state.
- RESTART# means Restart (active low). Asserting PWRGD/RESTART# low resets the RC210xxA and prepares it for a complete restart of entire power up sequence without having to remove the power supplies. Returning from RESTART# by asserting the PWRGD/RESTART# pin high loads a new configuration, which may or may not be different from the one used before RESTART# asserted low.

[Figure](#page-49-0) 13 shows use of a PWRGD/PWRDN# or PWRGD/RESTART# input to hold the entire RC210xxA until all power supply rails reach 1.62V. The PWRGD\PWRDN# pin must be held low for at least t_{HOLD}after the last VDDO pin reaches 1.62V. It can be held longer. Using PWRGD/PWRDN# or PWRGD/RESTART# is recommended for applications where the VDDO power rails cannot be valid with the MAX $t_{VDDODLY}$ requirement in [Figure](#page-48-2) 12. These functions isolate the RC210xxA from changes to power supply sequencing that may be induced by other devices in the system.

There are two items to note. First, the VDDA and VDD rails should still be powered before, or at the same time as, the VDDO rails. The MIN t_{VDDODLY} still applies. Use of PWRGD/PWRDN# or PWRGD/RESTART# allows delay of the power-up sequence for any VDDO that cannot be valid within the MAX t_{VDDODLY} requirement of [Figure](#page-48-2) 12. Second, a configuration can contain PWRGD/PWRDN# or PWRGD/RESTART#, but not both. If the power-down state is not used. PWRGD/RESTART# is the preferred configuration because it allows more flexibility with GPI/GPIO assignment.

Figure 13. Power Supply Sequencing Recommendations Using PWRGD/PWRDN# or PWRGD/RESTART#

5. Thermal Information

5.1 VFQFPN ePad Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in [Figure](#page-50-3) 14*.* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

Figure 14. P.C. Assembly for Exposed Pad Thermal Release Path – Side View

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes." The number of vias (i.e., "heat pipes") are application specific and dependent on the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed.

Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33 mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead frame Base Package, Amkor Technology.

5.2 Thermal Characteristics

Symbol	Parameter	Value	Unit	
$\theta_{\rm JC}$	Theta J _C . Junction to Device Case Thermal Coefficient $[b]$	20.1		
θ_{JB}	Theta J _B . Junction to Board Thermal Coefficient [b] 1.9			
θ JA	Junction to Ambient Air Thermal Coefficient (still air)	25.8	\degree C/W	
	Junction to Ambient Air Thermal Coefficient 1 m/s air flow	21.5		
	Junction to Ambient Air Thermal Coefficient 3 m/s air flow	18.8		
	Junction to Ambient Air Thermal Coefficient 5 m/s air flow	17.9		
	Moisture Sensitivity Rating (Per J-STD-020)	3	N/A	

Table 44. Thermal Characteristics (48-pin) [a]

a. Multi-Layer PCB with two ground and two voltage planes.

b. Assumes ePad is connected to a ground plane using a grid of 25 thermal vias.

Table 45. Thermal Characteristics (40-pin with External Crystal) [a]

a. Multi-Layer PCB with two ground and two voltage planes.

b. Assumes ePad is connected to a ground plane using a grid of 16 thermal vias.

Table 46. Thermal Characteristics (40-pin with Internal Crystal) [a]

a. Multi-Layer PCB with two ground and two voltage planes.

b. Assumes ePad is connected to a ground plane using a grid of 16 thermal vias.

6. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

7. Marking Diagrams [1]

^{1.} The use of "000" / "001" or "00" / "01" for "ddd" and "dd" in the marking diagrams denotes unprogrammed parts.

RC210xxA Datasheet

8. Ordering Information

- a. The "00', "000", "01", and "001" dash codes support for any mix of 1.8V and 3.3V power supplies. For configurations that require 2.5V power supplies, please contact Renesas.
- b. Replace "ddd" or "dd" with the pre-programmed configuration code provided by Renesas in response to a custom configuration request.

9. Revision History

RENESAS

Package Outline Drawing

Package Code: LTG40D1 40-LGA 5.0 x 5.0 x 1.70 mm Body, 0.40 mm Pitch PSC-4864-01, Revision: 02, Date Created: Oct 13, 2022

[©] Renesas Electronics Corporation

RENESAS

Package Outline Drawing

Package Code:NDG40P3 40-VFQFPN 5.0 x 5.0 x 0.9 mm Body, 0.4 mm Pitch PSC-4292-03, Revision: 02, Date Created: Aug 30, 2022

RENESAS

Package Outline Drawing

Package Code: NDG48P4 48-VFQFPN 6.0 x 6.0 x 0.9 mm Body, 0.4 mm Pitch PSC-4212-05, Revision: 01, Date Created: Oct 18, 2022

