

RClamp0582BQ Low Capacitance RClamp[®] for Automotive Applications

PROTECTION PRODUCTS

Description

The RClamp®0582BQ transient voltage suppressor is specifically designed to protect sensitive components which are connected to high-speed data and transmission lines from overvoltage caused by ESD (electrostatic discharge), CDE (cable discharge events), and EFT (electrical fast transients). It is rated to Grade 2 of AEC-Q100 for use in automotive applications.

The RClamp[®]0582BQ features high peak pulse current capability (Ipp=15A, tp=8/20us) for use in applications that require high surge immunity testing. It has a maximum capacitance of only 1.2pF (pin 1 or 2 to pin3). They may be used to meet the ESD immunity requirements of IEC 61000-4-2 (±30kV air, ±25kV contact discharge). Each device can be configured to protect 1 bidirectional line or two unidirectional lines.

These devices are in a small SC-75 (SOT-523) package and feature a lead-free, matte tin finish. They are compatible with both lead free and SnPb assembly techniques. The combination of small size, low capacitance, and high level of surge protection makes them a flexible solution for protection of USB 2.0, LVDS, and video interfaces.

Features

- Transient protection for high-speed data lines to IEC 61000-4-2 (ESD) ±30kV (air), ±25kV (contact) IEC 61000-4-4 (EFT) 40A (5/50ns)
- Qualified to AEC-Q100, Grade 2
- Protects up to two I/O lines
- Low capacitance (<1.2pF)
- High surge capability: 15A (tp=8/20us)
- Low leakage current and clamping voltage
- Low operating voltage: 5.0V
- Solid-state silicon-avalanche technology


Mechanical Characteristics

- SC-75 (SOT-523) package
- Lead Finish: Matte Tin
- Pb-Free, Halogen Free, RoHS/WEEE Compliant
- Molding compound flammability rating: UL 94V-0
- Packaging: Tape and Reel


Applications

- USB 2.0
- Video Lines
- LVDS Lines

Nominal Dimensions (mm)



Schematic & Pin Configuration



Rev 3.2 11/28/2018

Absolute Maximum Rating

Rating	Symbol	Value	Units
Peak Pulse Power (tp = $8/20\mu$ s)	P _{PK}	300	W
Peak Pulse Current (tp = $8/20\mu s$)	I _{PP}	15	А
ESD per IEC 61000-4-2 (Air) ⁽¹⁾ ESD per IEC 61000-4-2 (Contact) ⁽¹⁾	V _{ESD}	±30 ±25	kV
Operating Temperature	T _{OP}	-40 to +105	°C
Storage Temperature	T _{STG}	-55 to +150	°C

Electrical Characteristics (T=25°C unless otherwise specified)

Parameter	Symbol	Conditions		Min.	Тур.	Max.	Units
Reverse Stand-Off Voltage	V _{RWM}	Pin 1 or Pin 2 to Pin 3				5	V
Reverse Breakdown Voltage	V _{BR}	I _{BR} = 1mA, Pin 1 to Pin 2 to Pin 3		6		11	V
Reverse Leakage Current	I _R	$V_{RWM} = 5V, T=25 \circ C$, Pin 1 or Pin 2 to Pin 3 and between Pin 1 and 2				0.1	μΑ
Reverse Leakage Current	I _R	$V_{RWM} = 5V, T=105 \circ C$, Pin 1 or Pin 2 to Pin 3 and between Pin 1 and 2				0.3	μΑ
Clamping Voltage	V _c	t _p = 8/20μs Pin 1 or Pin 2 to Pin 3	I _{pp} = 5A			15	V
		t _p = 8/20μs Pin 1 or Pin 2 to Pin 3	I _{pp} = 15A			20	
ESD Clamping Voltage ²	V _c	t _p = 0.2/100ns Pin 1 or Pin 2 to Pin 3	$I_{pp} = 4A$		11.6		V
			I _{pp} = 16A		15.8		
Dynamic Resistance ^{2,3}	R _{DYN}	$t_p = 0.2/100$ ns, Pin 1 or Pin 2 to Pin 3			0.35		Ω
Junction Capacitance	C	$V_{R} = 0V, f = 1MHz$	Pin 1 to Pin 2		0.5	0.8	pF
Junction Capacitance	C	$V_{R} = 0V, f = 1MHz$	Pin 1 or Pin 2 to Pin 3			1.2	рF

Notes:


1) ESD gun return path connected to ESD ground plane.

2) Transmission Line Pulse Test (TLP) Settings: tp = 100ns, tr = 0.2ns, I_{TLP} and V_{TLP} averaging window: t1 = 70ns to t2 = 90ns.


3) Dynamic resistance calculated from $I_{_{TLP}}$ = 4A to $I_{_{TLP}}$ = 16A

Typical Characteristics


Non Repetitive Peak Pulse Power vs. Pulse Time




Clamping Voltage vs. Peak Pulse Current (tp=8/20µs) Pin 1 or Pin 2 to Pin 3











Capacitance vs. Reverse Voltage Pin 1 or Pin 2 to Pin 3




ESD Clamping (+8kV Contact per ISO-10605 330pF, 2k Ω) Pin 1 or Pin 2 to Pin 3





RClamp0582BQ Final Datasheet Revision Date

Rev 3.2 11/28/2018










Capacitance vs. Temperature



RClamp0582BQ Final Datasheet I Revision Date

Rev 3.2 11/28/2018


Application Information

Device Connection Options


This device is optimized for protection of two high speed dta lines. The device is connected as follows: Protection of two lines is achieved by connecting data lines at pins 1 & 2. Pin 3 is connected to ground. The connection to ground should be made directly to a ground plane. The path length should also be kept as short as possible to minimize parasitic inductance.

Matte Tin Lead Finish


Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint. Figure 1. Pin Configuration




Outline Drawing - SC75 3L




Land Pattern - SC75 3L



Marking Code



Tape and Reel Specification



Ordering Information

Part Number	Qty per Reel	Reel Size
RClamp0582BQTCT	3,000	7″