



#### **Summary and Features**

- Highly efficient, low cost switching solution
	- Replacement for existing AC line transformer based design
- Designed to withstand 10 kV common-mode surges
	- Ideal for applications connected to telephone network
- *EcoSmart*® meets all existing and proposed harmonized energy efficiency standards including: CECP (China), CEC, EPA, AGO, European Commission
	- No-load power consumption <220 mW at 265 VAC
	- 61.3% active-mode efficiency (exceeds requirement of 53.2%)
- Integrated *LinkSwitch* safety/reliability features:
	- Accurate  $(\pm 5\%)$ , auto-recovering, hysteretic thermal shutdown function maintains safe PCB temperatures under all conditions
	- Auto-restart protects against output short circuits and open feedback loops
- Meets EN55022 and CISPR-22 Class B conducted EMI with >15 dBµV margin
- Meets IEC61000-4-5 Class 4 AC line surge

The products and applications illustrated herein (including circuits external to the products and transformer construction) may be covered by one or more U.S. and foreign patents or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at *www.powerint.com*.

# **Table Of Contents**



#### **Important Note:**

Although this board is designed to satisfy safety isolation requirements, the engineering prototype has not been agency approved. Therefore, all testing should be performed using an isolation transformer to provide the AC input to the prototype board.



## **1 Introduction**

This reference design report describes a switched-mode power supply that was designed to replace line frequency transformer based solutions. The supply uses a member of the *LinkSwitch-LP* family of devices, and is capable of withstanding common-mode line surges of up to 10 kV. That is often a requirement for applications that connect to a telephone line, such as modems, cordless phones and answering machines.

The report includes the power supply specification, a circuit diagram, a bill of materials, transformer documentation, a printed circuit layout board, and performance data.



**Figure 1 –** Populated Circuit Board Photograph.



# **2 Power Supply Specification**





## *2.1 Typical Output Characteristic and Limits*

The following diagram shows the output characteristic of the *LinkSwitch-LP* solution and that of the linear transformer solution it was designed to replace. As can be seen, the *LinkSwitch-LP* solution provides a more controlled output characteristic.



**Figure 2 –** Output Characteristic Comparison and Limits.



# **3 Schematic**







# **4 Circuit Description**

### *4.1 Input Stage*

Components C1, C6, L1 and L3 comprise a balanced  $\pi$  filter. Resistor R5 dampens low frequency conducted EMI. The supply needs no Y1-type capacitor (that normally bridges the primary to secondary isolation barrier) due to U1's frequency jitter function and the *E-Shield*™ techniques used in the design of transformer T1. This minimizes audible noise in applications connected to a phone line, by eliminating a path for line frequency leakage currents to pass onto the output of the supply. The supply easily meets EN55022B conducted EMI limits, with more than 15 dBµV of margin.

A metal oxide varistor (RV1) and a wire wound resistor (RF1) attenuate differential line surges. The varistor is required to meet the 2 kV differential surge requirement. In applications where only 1 kV of surge immunity is required, RV1 can be eliminated. The wire wound resistor (RF1) must be able to withstand high transient dissipation from initial inrush current (when AC power is applied) and during line surges.

## *4.2 LinkSwitch-LP*

The *LinkSwitch-LP* family of ICs were designed to replace linear transformer solutions in low-power charger and adapter applications. Feedback to the LNK562P IC (U1) is derived from a resistor divider (R1 and R2) across the bias supply (D3 and C3), which lowers cost by eliminating the need for an optocoupler.

Linear transformers typically use thermal fuses (over temperature cut-outs) for overload protection. However, once a thermal fuse trips, the entire charger or adapter must be thrown away, since thermal fuses cannot be reset or repaired. Latching thermal shutdown functions are typically used in ringing choke converter (RCC) based supplies. However, AC input power must be removed and reapplied to reset most thermal latches. Since customers typically don't know this, they often return good units they thought were defective, simply because the thermal latch tripped and shut the unit off. The *LinkSwitch-LP* family's hysteretic thermal shutdown function has a very tight tolerance (142 °C, ±5%), and automatically restarts the power supply once the IC temperature drops below the lower temperature threshold. This maintains the average PCB temperature at a safe level under all conditions, and reduces the return rate of good units from the field. The auto-recovery feature also eliminates the noise sensitivity and component aging problems associated with discrete latching circuits.

Pin 6 is eliminated from the IC package to extend the creepage distance between the DRAIN pin and all other low voltage pins; both at the package and on the PCB. This reduces the likelihood that tracking or arcing will occur due to moisture or board surface contamination (from dust and dirt), which improves reliability in high humidity and high pollution environments. During an output short circuit or an open loop condition, the *LinkSwitch-LP*'s auto-restart function limits output power to about 12% of the maximum. This protects both the load and the supply during prolonged overload conditions.



The *LinkSwitch-LP* family of ICs are self-biased, via a high-voltage current source that is internally connected to the DRAIN pin of the package. A capacitor (C2) connected to the BYPASS (BP) pin of the IC provides energy storage and local decoupling of the internal chip power. To further reduce no-load power consumption, a resistor can be used to provide operating current to the IC from the bias winding (once the power supply is operating). In this design, the bias winding voltage is about 14 V and the BP pin voltage is 5.8 V. Therefore, R6 (100 kΩ) provides about 80 µA of current to the BP pin. If the value of R6 were reduced, it could provide the entire 220  $\mu$ A of IC supply current, which would further reduce the no-load power consumption of the supply.

The worst-case, no-load power consumption of this supply is approximately 200 mW at an input voltage of 265 VAC, which is well below the maximum limit of most energy efficiency standards. Heat generation is also kept to a minimum in this design, given the high operating efficiency at all line and load conditions.

#### *4.3 Feedback*

The output voltage of the supply is regulated based on feedback from the primary-side bias supply. The bias winding voltage is rectified and filtered by D3 and C3. The leakage inductance between the output winding and the bias winding induces error in the bias winding voltage. Using a standard rectifier diode for D3 makes the bias winding voltage more accurately track the output voltage. Resistor R7 preloads (3 mA) the output of the bias supply, which further reduces the error and also limits the no-load output voltage.

A resistor divider (R1 and R2) provides the feedback voltage to the FB pin of U1. The values of R1 and R2 are selected so that when the output voltage is at the desired nominal value, the voltage on the FB pin is 1.69 V, and about 70  $\mu$ A flows into the FB pin.

The *LinkSwitch-LP* family of devices use ON/OFF control to regulate the output of the supply. During constant voltage (CV) operation, switching cycles are skipped when the current into the FB pin exceeds 70 µA. As the load on the output of the supply reduces, more switching cycles are skipped. As the load increases, fewer cycles are skipped. The result is that the average or effective switching frequency varies with the load. This makes the efficiency fairly consistent over the entire load range, since the switching losses scale with the load on the output of the supply.

When the load on the output of the supply reaches its maximum power capability, no switching cycles are skipped. If the load is increased beyond that point, the output voltage of the supply will start to drop. As the output voltage drops, the voltage on the FB pin also drops, and the IC linearly reduces its switching frequency. This keeps the output current from increasing significantly. Once the FB pin voltage falls below 0.8 V for more than 100 ms, all *LinkSwitch-LP* devices enter an auto-restart mode. While in auto-restart, the controller enables MOSFET switching for 100 ms. If the FB pin voltage does not exceed 0.8 V during the 100 ms, the controller disables MOSFET switching. MOSFET switching is alternately enabled and disables at a duty cycle of about 12% until the fault condition clears. This protects both the supply and the load.



### *4.4 Output Rectification*

The transformer secondary winding is rectified by D4 and filtered by C4. A small preload resistor (R8) limits the no-load output voltage. Decreasing the value of the preload resistor will further reduce the no-load output voltage, at the expense of increasing the no-load input power consumption. In this design, a fast diode (rather than an ultra-fast) was used for D4 to lower cost and EMI emissions.



## **5 PCB Layout**

During a common mode surge, the specified surge voltage appears across the isolation barrier. Elimination of the optocoupler and Y1-type capacitor in the design allowed the necessary PCB clearance and creepage distance to be obtained, so that the supply can withstand a 10 kV surge without resorting to expensive, special components.

To increase the creepage and clearance, the standard triple insulated wire used for the secondary winding was terminated as flying leads that were soldered directly into the PCB, instead of being terminated to transformer bobbin pins.

A 0.185 inch long, 4.7 mm wide slot was placed along the isolation barrier. Additionally, the primary and secondary traces are separated by 0.4 inches (10 mm). A spark gap was added across the isolation barrier (marked as points (B) in Figure 4), so that any arcing that might occur would take place at a designated point with a well defined path. On the primary side of the isolation barrier, the spark gap trace returns directly to C6, which keeps surge currents away from the low-voltage pins of U1. Two additional spark gaps were placed across L1 and L3, to prevent the breakdown of insulation on those parts. **Note:** During 10 kV common mode surge testing, no arcing occurred across any of the spark gaps.



**Figure 4** – RD83 Printed Circuit Layout (2.175" x 1.475" / 55.25 mm x 37.47 mm).



# **6 Bill Of Materials**



Note: For reduced line frequency ripple at 85 VAC, increase the values of C1 and C6 to 4.7 µF.



# **7 Transformer Specification**

#### *7.1 Electrical Diagram*



**Figure 5** –Transformer Electrical Diagram.

#### *7.2 Electrical Specifications*



#### *7.3 Materials*







## *7.4 Transformer Build Diagram*

**Figure 6** – Transformer Build Diagram.

### *7.5 Transformer Construction*

Bobbin orientation is such that primary pins are on the left hand side of the winding spindle





# **8 Design Spreadsheets**



















# **9 Performance Data**

All measurements performed at room temperature, 60 Hz input frequency.

## *9.1 Efficiency*



**Figure 7 –** Efficiency vs. Input Voltage, Room Temperature, 60 Hz.



### 9.1.1 Active Mode ENERGY STAR / CEC Efficiency Measurement Data

All single output cordless phone adapters manufactured for sale in California after July 1<sup>st</sup>, 2007 must meet the CEC requirement for minimum active mode efficiency and no-load input power. Cordless phone adapters must also meet this specification on a voluntary basis to be able to display the ENERGY STAR logo. Minimum active mode efficiency is defined as the average efficiency of 25, 50, 75 and 100% of rated output power, based on the nameplate output power:



#### **ENERGY STAR / CEC Active Mode Efficiency Specification**

For adapters that are single input voltage only, the measurement is made at the rated, single nominal input voltage (115 VAC or 230 VAC). For universal input adapters, the measurement for ENERGY STAR qualification is made at both nominal input voltages (115 VAC and 230 VAC); for CEC qualification, measurements are made at 115 VAC only. To meet the standard, the measured average efficiency (or efficiencies for universal input supplies) must be greater than or equal to the efficiency specified by the CEC / ENERGY STAR standard.



More states within the USA and other countries are adopting this standard. For the latest information, please visit the PI Green Room at:

http://www.powerint.com/greenroom/regulations.htm



### *9.2 No-load Input Power*

The supply easily meets the ENERGY STAR / CEC and European no-load power consumption specifications of 0.5 W and 0.3 W (respectively).





## *9.3 Available Standby Output Power*

The supply provides >500 mW of available output power, at an input power of 1 W.





## *9.4 Regulation*





**Figure 10 –** Output VI Curve, Room Temperature.



## **10 Thermal Performance**

#### *10.1 LNK562 Temperature Rise*

The RD-83 was installed within a sealed plastic enclosure, placed inside a sealed cardboard box, and placed into a thermal chamber at 50 °C. The cardboard box prevented the chamber circulation fan from blowing air across the plastic enclosure. A thermocouple, attached to pin 2 of U1, was used to monitor its temperature.



This result indicates acceptable thermal margin of approximately of 16 °C to the recommended maximum SOURCE pin temperature of 100 °C

#### *10.2 Thermal Image*

An infrared thermograph of the board was taken to measure the temperature of other components. This identified U1 and D4 as the highest temperature components. Using the results from the previous section, this indicates that D4 would also have an acceptable temperature rise at 50 °C ambient.



**Figure 11** – Thermal Image of the RD-83 at Full Load, 85 VAC Input and Ambient Temperature of 22 °C.



# **11 Waveforms**







## *11.2 Output Voltage Start-up Profile*

The output was loaded with a 39  $\Omega$  resistive load.





**Figure 13 –** 265 VAC, Full Load. Upper:  $I_{DRAIN}$ , 0.1 A / div. Lower:  $V_{DRAIN}$ , 200 V/Div, 2  $\mu s$  / div.



**Figure 15** – Start-up Profile, 230 VAC. 2 V, 20 ms / div.

The start-up waveforms show minimal output overshoot (<200 mV).



### *11.3 Drain Voltage and Current Start-up Profile*

The output was loaded with a 39  $\Omega$  resistive load and the output profile captured. These waveforms show no sign of core saturation and acceptable margin to the recommended maximum drain voltage of 650  $V_{PK}$ .



**Figure 16** – 85 VAC Input and Maximum Load. Upper:  $I_{DRAIN}$ , 0.1 A / div. Lower:  $V_{DRAIN}$ , 100 V & 1 ms / div.



**Figure 17** – 265 VAC Input and Maximum Load. Upper:  $I_{DRAIN}$ , 0.1 A / div. Lower:  $V_{DRAIN}$ , 200 V & 1 ms / div.



### *11.4 Load Transient Response (50% to 100% Load Step)*

In the figures shown below, signal averaging was used to better enable viewing the load transient response. The oscilloscope was triggered using the load current step as a trigger source. Since the output switching and line frequency occur essentially at random with respect to the load transient, contributions to the output ripple from these sources will average out, leaving the contribution only from the load step response.



**Figure 18** – Transient Response, 115 VAC, 50-100- 50% Load Step. Top: Load Current, 0.1 A/div. Bottom: Output Voltage 200 mV, 500 µs / div.



Moint100k S

**Figure 19** – Transient Response, 230 VAC, 50-100- 50% Load Step. Upper: Load Current, 0.1 A/ div. Bottom: Output Voltage 200 mV, 500 uS / div.

These results were significantly lower than the linear adapter where ripple and transient response variation was greater than 1  $V_{P-P}$ .



#### *11.5 Output Ripple Measurements*

#### 11.5.1 Ripple Measurement Technique

For DC output ripple measurements, a modified oscilloscope test probe must be utilized in order to reduce the pickup of spurious signals. Details of the probe modification are provided in Figure 20 and Figure 21.

The 5125BA probe adapter (from probe master) is affixed with two capacitors tied in parallel across the probe tip. The capacitors include one (1) 0.1  $\mu$ F/50 V ceramic type and one (1) 1.0 µF/50 V aluminum electrolytic. The aluminum electrolytic type capacitor is polarized, so proper polarity across DC outputs must be maintained (see Figure 21).



**Figure 20** – Oscilloscope Probe Prepared for Ripple Measurement (End Cap and Ground Lead Removed).



**Figure 21** – Oscilloscope Probe with Probe Master 5125BA BNC Adapter (Modified with wires for probe ground for ripple measurement, and two parallel decoupling capacitors added).





11.5.2 Measurement Results





**Figure 24** – Ripple, 230 VAC, Full Load.  $5$  ms,  $50$  mV /div (130mV<sub>P-P</sub>).







**Figure 25** – Ripple of a Linear adaptor, 115 VAC Input, Full Load. 2 ms, 200 mV/div (800 mV<sub>P-P</sub>).

Figure 22 shows increased line frequency ripple. If required, this could be lowered to the level shown in Figure 23 by increasing the value of C6 and C1 to 4.7  $\mu$ F.



## **12 Line Surge**

Differential and common mode 1.2/50 µs surge testing was completed on a single test unit, to IEC61000-4-5. Input voltage was set at 230 VAC / 60 Hz. The output of the supply was loaded to full load, and correct operation was verified following each surge event.



Unit passed under all test conditions.



# **13 Conducted EMI**

Measurements were made with the output RTN of the supply connected to the artificial hand connection on the LISN (line impedance stabilization network) to represent worstcase conditions.

The results show excellent margin of  $>15$  dB $\mu$ V to both the quasi-peak and the average limit lines.



**Figure 26 –** Conducted EMI, Maximum Steady State Load, 115 VAC, 60 Hz, and EN55022 B Limits.





**Figure 27** – Conducted EMI, Maximum Steady State Load, 230 VAC, 60 Hz, and EN55022 B Limits.



# **14 Revision History**





**Notes** 



#### **Notes**



**Notes** 

