

READ4354J

High Drivability & High Slew Rate, Input Output Full Range CMOS Quad Operational Amplifier

$V_{IO} \leq \pm 6mV$, $SR = 8V/\mu s$, $GBW=6MHz$

Description

The READ4354J is input and output full range quad CMOS Operational Amplifier realizing high drivability and high slew rate. This IC can be used in minimum operating supply voltage from 2.5V, and in wide ambient temperature range from -40°C to +125°C.

Available in ultra-small 14 pins TSSOP package.


Features

- AEC-Q100 Compliant
 - Low voltage single supply operation $V_{DD} = 2.5V$ to $5.5V$
 - Low input offset voltage $V_{IO} \leq \pm 6.0mV$
 - Low input bias current $I_B \leq (1pA)$.
 - Wide output voltage range $V_{OUT} : V_{SS}+0.1V$ to $V_{DD}-0.1V(@I_o=5mA)$
 - Supply current (per channel) $I_{DD} = 0.75mA$ Typ.
 - High slew rate $SR = 8V/\mu s$ Typ.
- () reference value of design


Product Line-up

Type name	Product type quality level	Package
READ4354JSP	High slew rate with High quality level	14 pins plastic TSSOP

Pin Arrangement



Equivalent Circuit (per one channel)



Absolute Maximum Ratings

<T_A=25°C>

Items	Symbol	Ratings	Unit
Supply voltage ^{Note.1}	V _{DD}	-0.3 to +6.5	V
Differential input voltage	V _{ID}	-V _{DD} to +V _{DD}	V
Input voltage ^{Note.2}	V _I	-0.3 to V _{DD} +0.3	V
Maximum output current	I _O	20	mA
Power dissipation ^{Note.3}	P _T	550	mW
Junction temperature	T _j	+150	°C
Operating temp. range	T _A	-40 to +125	°C
Storage temp. range	T _{stg}	-55 to +150	°C

Note 1. Please take note that reverse connection of a power supply may cause destruction.

2. Stresses above these ratings may cause permanent damage such as characteristics degradation or destruction. Please do not exceed voltage below of GND-0.3V as it is bottom limit. In addition, operation amplifier is operated as normal when input voltage for electrical characteristics is in common mode input voltage range.

3. The value is measured under mounted on a glass epoxy base board (size 100mm x 100mm, 1mm thickness, copper foiled surface base board area with 15% solid pattern).

Note that restrictions will be made to the following conditions for each product, and the derating ratio depending on the operating ambient temperature.

READ4354JSP: Derate at -7.0 mW/°C when T_A > 71 °C

(Junction – ambient thermal resistance R_{th(J-A)} = 144 °C/W)

Electrical Characteristics<V_{DD}=5.0V, T_A= 25°C>

Items	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
Supply voltage	V _{DD} - V _{SS}	2.5		5.5	V	
Input offset voltage	V _{IO}			±6.0	mV	
Input offset current	I _{IO}			(1)	pA	
Input bias current	I _B			(1)	pA	
Output high voltage	V _{OH}	V _{DD} -0.2			V	I _L = 10mA
Output low voltage	V _{OL}			V _{SS} +0.2	V	I _L = 10mA
Voltage gain	A _v	60	90		dB	R _L ≥100kΩ
Channel supply current	I _{DD} /ch		0.75	1.5	mA	R _L =∞, I _O =0
Common mode rejection ratio	CMRR	60	80		dB	
Supply voltage rejection ratio	SVRR	60	80		dB	
Common mode input voltage range	V _{ICM}	V _{SS}		V _{DD}	V	
Gain bandwidth product	GBW		6		MHz	C _L =20pF
Slew rate	SR		8		V/us	C _L =20pF

() reference value of design

Notes







Output terminal: The over-current protection feature is not built in the output terminal of this product.

Therefore, please insert resistance to output port.


Input offset voltage : The amplifier circuit of the first block of operational amplifier.

A circuit suitable for operation near GND, and a circuit suitable for operation near +power supply. In case of input voltage of overlap point output port has a minute voltage shift or distortion.


Electrical Characteristics




SR vs. T_A (Output Rise Time)




SR vs. T_A (Output Fall Time)









Pulse Response




Pulse Response







A_v, ϕ vs. f




CMRR vs. f




SVRR vs. f



Channel Separation vs. f



V_{om} vs. f




Package Dimensions

14-PIN PLASTIC TSSOP

JEITA Package Code	RENESAS Code	Previous Code	MASS(TYP.)[g]
P-TSSOP14-0225-0.65	PTSP0014JB-A	P14GR-65-9LG-1	—

Unit:mm



NOTE

Each lead centerline is located within 0.10 mm of its true position at maximum material condition.

ITEM	MILLIMETERS
D	5.15 ±0.15
D1	5.00 ±0.10
E	4.40 ±0.10
HE	6.40 ±0.20
A	1.20 MAX.
A1	0.10 ±0.05
A2	1.00 ±0.05
A3	0.25
b	0.24 ^{+0.06} _{-0.05}
c	0.145 ±0.055
L	0.5
Lp	0.60 ±0.15
L1	1.00 ±0.20
θ	3° ^{+5°} _{-3°}
e	0.65
x	0.10
y	0.10
ZD	0.625