Sample &




Step-Down DC-DC Controller with Remote Sense

General Description

The RT2702 is a high-efficiency and high-current synchronous buck controller and is compatible with a DrMOS module. RT2702 is a highly integrated chip which merges with COT (Constant-On-Time) PWM controller and PWM signal for DrMOS. Hence, the external circuits for RT2702 are not only easy to design, but component count can be saved as well. For the control topology, the RT2702 adopts FCOT that responds instantly to input voltage change. Besides, the RT2702 includes a 5V (VDRV) linear regulator which can provide 5V voltage and supply up to 100mA for DrMOS. For efficiency or load transient consideration, the RT2702 features two kinds of mode transition functions in light load condition, audio skipping mode (ASM) for better light load efficiency and forced-CCM mode (FCCM) for better load transient performance. For the current sensing application, the RT2702 can support the traditional DCR network current sense from inductor and further the smart power stage (SPS) which provides a current monitor (IMON).

In addition, the RT2702 also includes power good indication, external soft-start setting, soft-off discharge function, precise current sense, enable/disable control, over-voltage protection(OVP), under-voltage protection (UVP), and current limit, thermal shutdown that all are integrated into the WQFN-16L 3x3 package.

Ordering Information



Note

***Empty means Pin1 orientation is Quadrant 1

Richtek products are:

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


Features

- 4.5V to 19V Input Voltage Range
- Adjustable Output Range, 0.6V Reference with 1% Accuracy Over-Temperature Protection
- FCOT™ (Flexible Constant On Time) Control
- Integrated 5V LDO@100mA for DrMOS module
- Support Pre-biased Output
- Programmable Soft-Start
- Soft-Off through V_{OUT} Discharge
- Programmable Switching Frequency
- Programmable Over Current Limit
- Power Good Indication
- OVP, UVP, UVLO Protection
- Support DCR and SPS Current Sense

Applications

- High Current Distributed Power Systems
- Datacom and Telecom Systems
- Industrial Power Supplies

Pin Configuration



Marking Information



8H= : Product Code YMDNN : Date Code

Copyright ©2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.




Functional Pin Description

Pin No	Pin Name	Pin Function		
1	MODE	Operation mode detection input.		
2	PWM	Logic gate driver. This pin provides PWM signal for the gate drive.		
3	DISB	External driver enable. Enable external driver when DISB is high, and disable external driver when DISB is low.		
4	THWN	Thermal shutdown detection input. DISB goes low when THWN is less than trip level.		
5	CSP	Non-inverting input of current sense amplifier.		
6	CSN	Inverting input of current sense amplifier. Connect a R _{CS} from this pin to the current sensing R/C network for adjusting the over current trip threshold. V_{OUT} is also discharged by this pin when system is shut down or any protection is toggled. Resistance of the discharge switch is around 30Ω .		
7	FB	Feedback pin. This pin is the negative input node of the PWM comparator.		
8	RGND	Remote ground sense. This pin is intended to connect to the negative side of the load for remote sensing.		
9	SS	External soft-start pin. Achieve programmable soft-start time function, also have a default internal soft-start time 3ms for minimum soft-start time. DO NOT force this pin lower than 1.2V, otherwise soft-start procedure won't be finished. Refer to "Application Information" for further description.		
10	ILIM	The 1.2V buffered output for current limit adjustment. Connect a R _{ILIM} between this pin and GND to set the over-current threshold corresponding to R _{CS} .		
11	POK	Open drain power good indicator. High impedance indicates power is good.		
12	EN	Enable control input. The device enters its $20\mu A$ supply current shutdown mode if EN is less than the EN input falling edge trip level and does not restart until EN is greater than the EN input rising edge trip level. Connect EN to VIN for automatically startup. EN can be connected to VIN through a resistive voltage divider to implement a programmable under-voltage lockout.		
13	TON	On-time/switching frequency adjustment input. Connect a resistor to VIN for adjusting switching frequency. And connect an another 100pF ceramic capacitor between TON and ground is optional for noise immunity enhancement.		
14	VIN	Power supply input.		
15	PHASE	Switching node Input for zero current detection. Also provide V_{OUT} information through PHASE pin to on-time generation circuit.		
16	VDRV	Output bypass for the 5V regulator. Connect a low-ESR bypass ceramic capacitor of $4.7\mu\text{F}$ from this pin to GND.		
17 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum thermal dissipation.		



Functional Block Diagram





Operation

The RT2702 includes a constant on-time synchronous step-down controller and a linear regulator.

Buck Controller

In normal operation, the high-side N-MOSFET of DrMOS is turned on when the V_{FB} is lower than V_{REF}, and is turned off after the internal one-shot timer expires. While the high-side N-MOSFET of DrMOS is turned off, the low-side N-MOSFET of that is turned on to conduct the inductor current until next cycle begins.

Soft-Start

For internal soft-start function, an internal current source charges an internal capacitor to build the soft-start ramp voltage. The output voltage will track the internal ramp voltage during soft-start interval. For external soft-start function, an additional capacitor, connected between SS pin and GND, will be charged by a current source and determines the soft-start time. The RT2702 will track the slower one soft-start ramp during soft-start process.

POK

The power ok is the output of open-drain buffer. When the soft-start process is finished, this pin becomes high impedance.

Current Limit

The current limit circuit employs a unique "valley" current sensing algorithm. If V_{CSP} is higher than V_{CSN}, the PWM is not allowed to initiate a new cycle. Thus, the current to the load exceeds the average output inductor current, eventually, output drops lower than the under-voltage protection threshold, inducing IC shutdown.

Negative Current Limit

In order to prevent DrMOS got damaged by large negative current, RT2702 is implemented with NOC protection by sensing the voltage on the PHASE node. If V_{PHASE} is higher than 60mV (typ.) when low side MOS is turned-on, NOC protection will be triggered and PWM will enter tristate to turn-off high and low side MOS. Then, the negative current on the inductor will start to decrease toward 0A.

The tri-state will persist for a time period, at least longer than 160ns to let the inductor have enough time to release energy.

Over-Voltage Protection (OVP) & Under-Voltage Protection (UVP)

The output voltage is continuously monitored for overvoltage and under-voltage conditions. When the voltage of FB pin exceeds over-voltage threshold (112.5% of V_{REF}), the PWM signal goes low. When it is less than 87.5% of V_{REF}, under-voltage protection is triggered and then the DISB signal will be pulled low to disable DrMOS. The controller begins hiccup procedure and restart up after 20ms.

VDRV

Internal LDO turns on When the V_{IN} and EN voltage exceed the POR rising threshold, respectively. Provide 5V supply voltage at VDRV pin.



Absolute Maximum Ratings (Note 1)

• VIN, TON, EN to GND	–0.3V to 20V
PHASE to GND	
DC	–0.3V to 20V
<100ns	–11V to 30V
• VDRV, MODE, PWM, THWN, DISB to GND	
• CSP, CSN, FB, SS, ILIM, POK to GND	–0.3V to 6V
• RGND to GND	
 Power Dissipation, P_D @ T_A = 25°C 	
WQFN-16L 3x3	3.33W
Package Thermal Resistance (Note 2)	
WQFN-16L 3x3, θ_{JA}	30°C/W
WQFN-16L 3x3, θ_{JC}	7.5°C/W
Junction Temperature	150°C
• Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
• ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV
CDM (Charged-Device Model)	1kV
Recommended Operating Conditions (Note 4)	

Recommended Operating Conditions (Note 4)

- Input Supply Voltage, VHV ------ 4.5V to 19V

Electrical Characteristics

 $(V_{IN}$ = V_{EN} = 6V, R_{TON} = 390k $\Omega,\,T_A$ = $-40^{\circ}C$ to 105°C , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Operating Condition	ıs					
VIN Voltage Range	VIN		4.5		19	V
VIN Supply Current						
VIN Operating Current	IQ	V_{IN} = 6V, EN = high, V_{FB} = 0.6V			1	mA
VIN Shutdown Current	I _{SD}	V _{IN} = 6V, EN = low			40	μΑ
VIN Supply Voltage	•					
VIN UVLO Start Threshold	VIN_UVLO	Rising			4.5	V
VIN UVLO Hysteresis	VIN,UVLO_HYS			500		mV
VDRV Regulator						
VDRV Output Voltage	V _{DRV}	V _{IN} > 5.5V, I _{VDRV} < 35mA	4.8	5	5.3	V
VDRV Output Voltage		4.5V < V _{IN} < 5.5V, I _{VDRV} < 25mA	4	5	5.3	V
VDRV Output Current	I _{DRV}	V _{DRV} = 4V	100			mA

Copyright ©2022 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
VREF	-					
Internal Reference Voltage	V _{REF}	T _A = 25°C	0.597	0.6	0.603	V
Output Voltage Accuracy	ΔV_FB	V _{FB} to RGND excluding external resistor divider tolerance	-1		1	%
Switching Frequency Control						
Switching Frequency	f _{SW}	V_{IN} = 6V, V_{OUT} = 1V, R _{TON} = 390k Ω		500		kHz
Minimum Turn Off Time (LG on)	toff_MIN	V _{FB} = 0.55V	1	275	400	ns
Minimum Skip Mode Frequency		V _{FB} > 0.6V	20			kHz
Soft- Start						
Soft Start Setting Current	I _{SS}		8	10	12	μА
Internal Soft Start	tss_int	Vss = VDRV, 10% VREF to 90% VREF	1	3	5	ms
Soft- Off						
Soft Off Bleeding Resistor	R _{DIS}			30		Ω
Over Current Protection						
VILIM Output Voltage	V _{ILIM}		1.188	1.2	1.212	V
Over Current Threshold Offset	V _{OC_OFS}	$V_{CSP} - V_{CSN} = V_{ILIM} \times (R_{CS}/R_{ILIM})$ = 50mV	-3		3	mV
Zero Current Threshold	V _{ZC}	GND – PHASE	- 6		2	mV
Protection and PGOOD						
POK Output Voltage		Logic low, sinking 4 mA			0.4	V
OVP Threshold	V _{OVP}	V _{FB} rising	108.5	112.5	116.5	%
UVP Threshold	V _{UVP}	V _{FB} falling	83.5	87.5	91.5	%
Power Good Low Delay	t _{POK_DLY}			10		μS
PWM Driving Capability						
PWM Source Resistor	R _{PWM_SRC}	V _{DRV} to PWM			35	Ω
PWM Sink Resistor	R _{PWM_SK}	PWM to GND			15	Ω
Logic I/O						
EN James & There also Malke as	V _{EN_OFF}	Controller OFF	0.8	0.92	1	V
EN Input Threshold Voltage	V _{EN_ON}	Controller ON	0.88	1	1.05	V
MODE Innut Voltage	V _{MODE_L}	ASM (Audio Skipping Mode)			0.4	V
MODE Input Voltage	V _{MODE_H}	FCCM	1.2			V
TUNAN Inc. (27.1)	V _{THWN_L}	PWM float, VDRV remains ON	1		0.4	V
THWN Input Voltage	V _{THWN_H}	Normal operation	2			V
DISB Output Resistor	V _{DISB_SRC}	VDRV to DISB	1		55	Ω
DISE Outhat Kesistal	V _{DISB_SK}	DISB to GND			30	Ω




Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Thermal Shutdown						
Thermal Shutdown	T _{SD}			150		°C
Thermal Shutdown Hysteresis	ΔT_{SD}			25		°C

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.** θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}\text{C}$ with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precautions are recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.




Typical Application Circuit

A. DCR Current Sense






B. SPS Current Sense





Copyright ©2022 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.





Typical Operating Characteristics






































Copyright ©2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.














Application Information

The RT2702 is a high-efficiency and high-current synchronous buck controller designed to drive a DrMOS module. A COT (Constant-On-Time) PWM controller and PWM signal for DrMOS are integrated so that the external circuit is easily designed and the component count is reduced. The RT2702 adopts FCOT control technology that responds instantly to input voltage change. Besides, the RT2702 includes a 5V (VDRV) linear regulator, which can provide 5V voltage and at least 100mA current loading.

The topology circumvents the poor load transient timing problems of fixed-frequency current mode PWMs while avoiding the problems caused by widely varying switching frequency in conventional constant-on-time and constant-off-time PWM schemes.

The IC supports two modes transition function with various operating states, which include audio skipping mode (ASM) and forced-CCM mode (FCCM). These different operating eliminates audio-frequency modulation and states make the system efficiency as high as possible.

The device can operate at wide input voltage range from 4.5 V to 19V. It is capable of producing an output voltage as low as 0.6V. Other features include power good indication, external soft start setting, soft-off discharge function, OVP, UVP, Current Limit, precise DCR sense, and enable/disable control.

PWM Operation

The RT2702 integrates a Constant-On-Time PWM controller, and the controller provides the PWM signal which relies on the FB voltage comparing with internal reference voltage as shown in Figure 1. Refer to the function block diagram of the RT2702, the synchronous high side MOSFET of DrMOS will be turned on at the beginning of each cycle. After the internal one shot timer expires, the MOSFET will be turned off. The pulse width of this one shot is determined by the converter's input voltage and the output voltage to keep the frequency constant in a specific input voltage range. Another one shot sets a minimum off-time (275ns typ.). The on-time one shot will be triggered if the PWM comparator output is high, the low side switch current is below the current

limit threshold and the minimum off-time one shot has timed out.




Figure 1. Constant On-Time PWM Control

On-Time Control

A resistor, R_{TON} , is connected between VIN and TON generates on-time current forward to TON Gen. block. With different VIN voltage and R_{TON} value, the on-time current has different value. This on-time current charges an internal capacitor, C_{TON} , which is about 3.8pF, then the on-time will be the voltage on C_{TON} from 0V to V_{OUT} . Besides, the switching frequency, f_{SW} , is roughly determined by R_{TON} and C_{TON} without a clock generator.

$$t_{ON} = \frac{R_{TON} \times V_{OUT} \times 3.8p}{V_{IN} - 1.17}$$

And the specific switching frequency f_{SW} is:

$$f_{SW} = \frac{V_{OUT}}{V_{IN} \times t_{ON}}$$

The recommended operating frequency is between 200kHz and 1.2MHz.

Mode Selection

The RT2702 operates under audio skipping mode (ASM) or force-CCM (FCCM) according to MODE pin voltage setting. If MODE voltage is pulled below 0.4V, controller turns on ASM function. If MODE voltage is higher than 1.2V, controller enters forced-CCM.

Copyright © 2022 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Audio Skipping Mode (ASM)

The RT2702 activates a unique type of diode emulation mode with switching frequency of 30kHz, called audio skipping mode. This mode eliminates audio-frequency modulation that would otherwise be present when a lightly loaded controller automatically skips pulses. In audio skipping mode, if the PWM switching frequency is lower than 30kHz, controller will force PWM go low to turn on low-side switch of DrMOS. When FB is discharged to V_{REF}, then a regular PWM pair is generated. Thus, the sequence of PWM signal would be HiZ-state, low-state, high-state, low-state, and back to HiZ-state.

Forced-CCM Mode (FCCM)

The low noise, forced-CCM mode disables the zero-crossing comparator, which means PWM signal won't have HiZ-state anymore unless negative over current protection is toggled. This causes the inductor current to reverse at light loads as the PWM loop needs to maintain a duty ratio V_{OUT}/V_{IN} . The benefit of forced-CCM mode is to keep the switching frequency fairly constant.

Power-On Reset (POR) and UVLO

Power-on reset (POR) occurs when V_{IN} rises above to approximately 4.5V (maximum), the RT2702 will prepare

the PWM for operation. Once the input voltage decreases by approximately 500mV, the VIN under voltage-lockout (UVLO) circuitry will disable the external driver by setting DISB low.

Enable and Disable


EN controls the power-up sequencing of the linear regulator (VDRV) and buck controller. The RT2702 remains in shutdown if the EN pin is lower than 0.8V. When EN pin rises above the 1.05V, the RT2702 will begin a new initialization and soft-start procedure.

Linear Regulator (VDRV)

The RT2702 contains a 5V (VDRV) linear regulator, which can afford at least 100mA loading. This regulator will be turned on only when V_{IN} rises above POR threshold 4.5V and EN is higher than 1.2V.

External Driver Enable (DISB)

The RT2702 provides an output pin DISB to turn on/off external DrMOS. When the linear regulator VDRV soft-start is finished, DISB will be pulled high to 5V. Then the RT2702 begins the soft-start procedure. In addition, if UVP or OTP occurs, DISB will be pulled low to disable DrMOS until the protections are clean.



Soft-Start

The RT2702 provides both internal soft-start function and external soft-start function. The soft-start function is implemented to prevent large inrush current and output voltage overshoot during the start-up procedure. The soft-start function automatically begins once the chip is enabled. V_{FB} will follow neither internal nor external soft-start voltage ramp, depends on which ramp has lower voltage. Since VDRV also has soft-start ramp, thus V_{FB} will begin ramping up after 3ms to 4ms from EN high.

As the region1 shown in the Figure 2, since external ramp is quicker and higher than internal ramp, thus V_{FB} follows internal ramp during soft-start procedure. V_{FB} will no longer follow internal ramp when it is close to V_{REF} , which is 0.6V, and sticks to the V_{REF} . The internal soft-start time is designed as a typical value 3ms from 10% to 90% V_{REF} . Soft-start procedure is finished after internal ramp rises above 1.2V, in the meantime, int. SSOK will be asserted high, and POK can be asserted high if OVP and UVP are not triggered.

As the region2 shown in the Figure 2, because external ramp is slower and lower than internal ramp, thus V_{FB} tracks external ramp during soft-start procedure. The behavior is similar to region1 except that soft-start time period is programmed. Note that SS pin would be left floating after both int. and ext. SSOK are asserted high to avoid SS pin having further disturbance to the loop. The function block diagram of SS pin is shown in Figure 3 below. The RT2702 starts sourcing $10\mu A$ toward C_{SS} which is connected to SS pin. SS pin would be discharged when system shuts down or re-starts up.

The external soft-start time can be calculated as:

$$t_{SS_Ext.} = \frac{C_{SS} \times V_{REF}}{10 \mu A}$$

Where V_{REF} is 0.6V, and C_{SS} is the external capacitor placed between SS pin and GND.






Figure 3. Soft-Start Control Block.

As the region3 shown in the Figure 2, if system is enabled with SS pin having residual voltage, then V_{FB} follows internal ramp in the beginning since the voltage of internal ramp is lower than external ramp($V_{Ext.} > V_{Int.}$). Afterwards, V_{FB} begins to track external ramp when the voltage of external ramp is lower than internal ramp($V_{Ext.} < V_{Int.}$).

POK

The POK pin is the output of an open-drain buffer, thus it requires a pull-up resistor. POK goes high when soft-start is finished and has no UVP nor OVP.

Current Limit

The RT2702 provides cycle-by-cycle current limit control by comparing the C_{SEN} voltage V_{CSEN} and R_{CS} voltage V_{CS} of DCR circuitry to determine the turn-on timing of PWM. The current limit circuit employs a unique "valley" current sensing algorithm as shown in Figure 4. If the magnitude of the C_{SEN} voltage signal of DCR circuitry is above the current limit threshold, the PWM is not allowed to initiate a new cycle. Thus, the current to the load exceeds the average output inductor current. Eventually, output drops lower than the under-voltage protection threshold, inducing IC shutdown.




Figure 4. "Valley" Current Limit

Current Limit Threshold Setting A. DCR Current Sense

The RT2702 supports the inductor DCR current sensing for current limit function, the application circuit as shown in Figure 5. In Figure 5, an external RC low-pass filter is employed to reconstruct the inductor current signal I, on capacitor voltage V_{CSEN}. In order to get the directly current signal, the RC time constant R_{SEN} x C_{SEN} of the low-pass filter should match time constant L/R_{L,DCR} of inductance and inductor DCR. With the DCR current sensing circuit, the C_{SEN} voltage V_{CSEN} is inductor current IL multiplied by inductor DCR R_{L,DCR}. The equations of time constant setting and V_{CSEN} are below.

$$R_{SEN} \times C_{SEN} = \frac{L}{R_{L,DCR}}$$

$$V_{CSEN} = I_L \times R_{L.DCR}$$

In Figure 5, two resistors R_{ILIM} and R_{CS} can be used to set current limit threshold. RILIM is between ILIM pin and GND, and R_{CS} is between CSN pin and VOUT. Once VIN and EN of RT2702 exceed the POR and V_{EN ON} threshold, an internal voltage source V_{ILIM} 1.2V will be generated. With V_{ILIM} and R_{ILIM} , the I_{ILIM} will be constructed and flowed through R_{ILIM}. Otherwise, I_{ILIM} is mirrored to CSN pin by current mirror and flows through R_{CS} to build V_{CS} . Since the RT2702 employs "valley" current sensing for current limit. Therefore, by using an internal comparator in the RT2702, when V_{CSEN} valley is higher than the current limit protection threshold V_{CS}, the PWM is not allowed to initiate a new cycle. R_{CS} can be determined using the following equation:

$$R_{CS} = \frac{I_{L,VALLEY} \times R_{L,DCR} \times R_{ILIM}}{1.2}$$

where I_{L,VALLEY} represents the desired inductor limit current (valley inductor current).




Figure 5. Current Limit Setting for DCR Current Sense

B. Smart Power Stage (SPS) Current Sense

The RT2702 also can support the SPS current sensing for current limit function, the application circuit as shown in Figure 6 and Figure 7 In Figure xx, the voltage type SPS can generate the voltage signal for current reporting between IMON and REFIN pin, and the voltage is similar to inductor current signal. The V_{IMON} – V_{REFIN} voltage can be expressed as below:

$$V_{IMON} - V_{REFIN} = K_{CS} \vee \times I_{L}$$

where $K_{CS\ V}$ is the current sense gain of voltage type SPS, and the unit is V/A.

In Figure 7, the current type SPS outputs current signal for current reporting from IMON pin, and the current is similar to inductor current signal. The V_{IMON} - V_{REFIN} voltage can be expressed as below:

$$V_{IMON} - V_{REFIN} = K_{CS} \times R_{IMON} \times I_{L}$$

where K_{CS I} is the current sense gain of current type SPS, and the unit is A/A.

The current limit controller method is same as DCR current sense. The current limit threshold can be set by R_{ILIM} and R_{CS} . When VIN and EN are higher than POR and $V_{EN\ ON}$ threshold, the internal voltage V_{ILIM} , mirror current I_{ILIM} ,

Copyright ©2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

16

voltage V_{CS} and V_{REFIN} will be constructed. With the internal comparator in RT2702, when $V_{IMON} - V_{REFIN}$ is higher than current-limit protection threshold V_{CS} , the current limit protection function is triggered, and the PWM is not allowed to initiate a new cycle. Besides, since the RT2702 uses "valley" current sensing algorithm to control current limit function, the R_{CS} can be obtained as :

$$R_{CS} = \frac{I_{L,VALLEY} \times K_{CS_V} \times R_{ILIM}}{1.2}$$
 for voltage type SPS

$$R_{CS} = \frac{I_{L,VALLEY} \times K_{CS_I} \times R_{IMON} \times R_{ILIM}}{1.2}$$
 for current type SPS




Figure 6. Current Limit Setting for Voltage Type SPS




Figure 7. Current Limit Setting for Current Type SPS

Thermal Compensation for DCR Current Sense

Since the copper wire of inductor has a positive temperature coefficient. And hence, temperature compensation is necessary for the lossless inductor current sense. Figure 8 shows the thermal compensation method for current sense circuit that is not only simple but also effective way to compensate temperature variation. An NTC thermistor is employed in the thermal compensation network, and it can be used to compensate DCR variation when temperature is changed. Usually, R_P is set equal to $R_{\rm NTC}(25^{\circ}{\rm C})$. R_S is selected to linearize the NTC's temperature characteristic. For a given $R_{\rm NTC}$, $R_{\rm SEN}$ and R_S can be obtained to compensate the temperature variation of the sense resistor. Besides, the optional $C_{\rm BYPASS}$ is used to reduce noise to affect the current sense network.




Figure 8. Thermal Compensation Method

Let

$$R_{FOU} = R_S + (R_P / / R_{NTC})$$

According to current sense network and temperate, the corresponding equation is represented as follows:

$$\frac{L}{R_{L,DCR}} = C_{SEN} \times \frac{R_{EQU} \times R_{SEN}}{R_{EQU} + R_{SEN}}$$

Next, let

$$m = \frac{L}{R_{L,DCR} \times C_{SEN}}$$

Then

$$m \times \left(R_{SEN} + R_{S} + \frac{R_{NTC} \times R_{P}}{R_{NTC} + R_{P}}\right) = R_{SEN} \times \left(R_{S} + \frac{R_{NTC} \times R_{P}}{R_{NTC} + R_{P}}\right)$$

Copyright ©2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Step 1 : Given the two system temperature T_L and T_H at which are compensated.

Step 2: Two equations can be listed as

$$\begin{split} & m(T_L) \times \left(R_{SEN} + R_S + \frac{R_{NTC}(T_L) \times R_P}{R_{NTC}(T_L) + R_P} \right) \\ & = R_{SEN} \times \left(R_S + \frac{R_{NTC}(T_L) \times R_P}{R_{NTC}(T_L) + R_P} \right) \\ & m(T_H) \times \left(R_{SEN} + R_S + \frac{R_{NTC}(T_H) \times R_P}{R_{NTC}(T_H) + R_P} \right) \\ & = R_{SEN} \times \left(R_S + \frac{R_{NTC}(T_H) \times R_P}{R_{NTC}(T_H) + R_P} \right) \end{split}$$

Step 3: Since R_D is usually set equal to R_{NTC}(25°C), two unknowns, R_{SEN} and R_S, can be calculated using two equations.

Output Over-Voltage Protection (OVP)

The voltage on the FB pin is monitored for over-voltage protection. When the FB voltage exceeds 12.5% of its set voltage threshold, over-voltage protection is triggered, then the signal of POK and PWM go low. This behavior should command DrMOS to discharge the output capacitor. A 10µs delay is applied to OVP detection circuit to prevent false trigger.

Besides, anti-overshoot(AOS) would be triggered when V_{FB} is above 642mV (V_{REF} + 42mV) and then PWM becomes tri-state. Thus more power, which is stored in inductor, would be eliminated by the body diode of LSMOS in DrMOS, and prevents V_{OUT} from having too much overshoot. If inductor has too much power stored in itself, then AOS won't be able to prevent system from triggering OVP. In this case, OVP would over-write AOS behavior, makes PWM go low and intends to discharge V_{OUT} with negative current on inductor.

Output Under-Voltage Protection (UVP)

The FB voltage is monitored for under voltage protection. When the FB voltage is less than 12.5% of its set voltage threshold during normal operation, under-voltage protection is triggered, then the signal of POK and DISB to be low. This behavior should turn off DrMOS. When UVP is triggered, the controller begins hiccup procedure and reboost after 20ms. A 10µs delay is applied to UVP detection circuit to prevent false trigger.

Over-Thermal Protection (OTP)

The RT2702 features an over-thermal protection circuitry to prevent damage from excessive heat dissipation. The OTP function occurs when the die temperature exceeds 150°C, then DISB goes low and turns off internal linear regulator. Once the junction temperature is cooled down by approximately 25°C, the RT2702 will reboost from the beginning.

Thermal Shutdown Detection (THWN)

The RT2702 has a thermal shutdown detection input THWN pin for external driver DrMOS. The RT2702 will pull low DISB if the voltage of thermal warning flag is lower than 0.4V.

Output Voltage Setting

The output voltage waveform is shown as Figure 9, which can be adjusted from 0.6V to 3.3V by setting the feedback resistors, R_{FB1} and R_{FB2} (see Figure 10). Choose R_{FB2} to be approximately 30k and solve for R_{FB1} using the equation below:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{FB1}}{R_{FB2}}\right)$$

where the V_{REF} is 0.6V (typical), and the recommended output voltage range is between 0.6V and 3V.




Figure 9. Output Voltage Waveform






Figure 10. Setting with a Resistive Voltage Divider

Output Inductor Selection

Inductor plays an important role in step-down converters because the energy from the input power rail is stored in it and then released to the load. From the viewpoint of efficiency, the dc resistance (DCR) of inductor should be as small as possible to minimize the copper loss. In addition, because inductor cost most of the board space, its size is also important. Low profile inductors can save board space especially when the height has limitation. However, low DCR and low profile inductors are usually cost ineffective. The switching frequency (on-time) and operating point (% ripple or LIR) determine the inductor value as shown below:

$$L = \frac{t_{ON} \times (V_{IN} - V_{OUT})}{LIR \times I_{LOAD(MAX)}}$$

where LIR is the ratio of the peak-to-peak ripple current to the average inductor current.

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current, I_{PEAK} :

$$I_{PEAK} = I_{LOAD(MAX)} + [(LIR/2) \times I_{LOAD(MAX)}]$$

This inductor ripple current also impacts transient-response performance, especially at low $V_{\text{IN}}-V_{\text{OUT}}$ differences. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The peak amplitude of the output transient (V_{SAG}) is also a function of the output transient. V_{SAG} also features a function of the maximum duty factor, which can be calculated from the on-time and minimum off-time :

$$V_{SAG} = \frac{\left(\Delta I_{LOAD}\right)^{2} \times L(t_{ON} + t_{OFF_MIN})}{2 \times C_{OUT} \times \left\lceil V_{IN} \times t_{ON} - V_{OUT} \times (t_{ON} + t_{OFF_MIN}) \right\rceil}$$

where minimum off-time, t_{OFF MIN}, is 275ns typically.

Output Capacitor Selection

The output filter capacitor must have low enough ESR to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. Also, the capacitance must be high enough to absorb the inductor energy going from a full-load to no-load condition without tripping the OVP circuit.

For CPU core voltage converters and other applications where the output is subject to violent load transients, the output capacitor's size depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$ESR \leq \frac{V_{P-P}}{I_{LOAD(MAX)}}$$

In non-CPU applications, the output capacitor's size depends on how much ESR is needed to maintain an acceptable level of output voltage ripple:

$$ESR \leq \frac{V_{P-P}}{LIR \times I_{LOAD(MAX)}}$$

where V_{P-P} is the peak-to-peak output voltage ripple.

Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended.

The amount of overshoot due to stored inductor energy can be calculated as :

$$V_{SOAR} = \frac{(I_{PEAK})^2 \times L}{2 \times C_{OUT} \times V_{OUT}}$$

where I_{PEAK} is the peak inductor current.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be

Copyright ©2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WQFN-16L 3x3 package, the thermal resistance, θ_{JA} , is 30°C/W on a standard JEDEC 51-7 high effective-thermalconductivity four-layer test board. The maximum power dissipation at T_A = 25°C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (30^{\circ}C/W) = 3.33W$ for a WQFN-16L 3x3 package

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 11 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 11. Derating Curve of Maximum Power Dissipation

Layout Considerations

Layout is very important in high frequency switching converter design. If designed improperly, the PCB could radiate excessive noise and contribute to converter instability. Certain points must be considered before starting a layout for the RT2702.

- Connecting capacitors to VIN and VDRV are recommended. Place these capacitors close to the IC.
- Keep current limit setting network as close as possible to the IC. Routing of the network should avoid coupling to high voltage switching node.
- Connections from the RT2702 to DrMOS should be as short as possible to reduce stray inductance.
- > All sensitive analog traces and components such as TON, EN, ILIM, SS, FB, CSN, CSP, POK, MODE, PWM, DISB, THWN, GND and RGND should be placed away from high voltage switching nodes such as PHASE nodes to avoid coupling. Use internal layer(s) as ground plane(s) and shield the feedback trace from power traces and components.
- Current sense connections must always be made using Kelvin connections to ensure an accurate signal, with the current limit resistor located at the device.
- > Power sections should connect directly to ground plane(s) using multiple vias as required for current handling (including the chip power ground connections). Power components should be placed to minimize loops and reduce losses.

Layout Guideline of DCR Current Sense Circuit

An example of PCB layout guide is shown in Figure 12 for reference.






Figure 12. PCB Layout Guide

- In general, the small signal nets can be narrow and routed with 10 to 15 mil wide traces.
- → The rule of thumb of the gap between is 1~2xtrace width.
- Clearance from other aggressor is 3xtrace width.