

## 6A, 18V, Synchronous Step-Down Converter

### **General Description**

The RT2857B is a high efficiency, monolithic synchronous step-down DC-DC converter that can deliver up to 6A output current from a 4.5V to 18V input supply. The RT2857B current-mode architecture with external compensation allows the transient response to be optimized over a wide range of loads and output capacitors. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start-up. Fault condition protections include output over-current protection, output over-voltage protection, and over-temperature protection. The low current shutdown mode provides output disconnection, enabling easy power management in battery-powered systems.


### Features

- Low  $R_{DS(ON)}$  Power MOSFET Switches  $26m\Omega/19m\Omega$
- Input Voltage Range : 4.5V to 18V
- Adjustable Switching Frequency : 200kHz to 1.6MHz
- Current-Mode Control
- Synchronous to External Clock : 200kHz to 1.6MHz
- Accurate Voltage Reference
  - ▶ 0.6V ± 1%, Over -40°C to 85°C
- ▶ 0.6V ± 1.5%, Over -40°C to 150°C
- Monotonic Start-Up into Pre-biased Outputs
- Adjustable Soft-Start
- Power Good Indicator
- Over-Current Protection
- Over-Temperature and Over-Voltage Protection
- Input Under-Voltage Lockout
- RoHS Compliant and Halogen Free

### Applications


- High Performance Point of Load Regulation
- Notebook Computers
- High Density and Distributed Power Systems

### **Simplified Application Circuit**





## **Ordering Information**



### **Marking Information**

RT2857BHGQW



DNN

04= : Product Code YMDNN : Date Code

03= : Product Code

YMDNN : Date Code


Note :

\*\*\*Empty means Pin1 orientation is Quadrant 1

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- > Suitable for use in SnPb or Pb-free soldering processes.

## **Pin Configuration**




## **Functional Pin Description**

Pin No.	Pin Name	Pin Function
1	RT/SYNC	Oscillator resistor and external frequency synchronization input. Connecting a resistor from this pin to GND sets the switching frequency or connecting an external clock to this pin changes the switching frequency.
2, 3, 15 (Exposed Pad)	GND	System ground. Provide the ground return path for the control circuitry and low-side power MOSFET. The exposed pad must be soldered to a large PCB and connected to GND for minimum power dissipation.
4, 5	PVIN	Power input. Supplies the power switches of the device.
6	VIN	Supply voltage input. Supplies the control circuitry and internal reference of the device.
7	FB	Feedback voltage input. This pin is used to set the desired output voltage via an external resistive divider. The feedback reference voltage is 0.6V typically.
8	COMP	Compensation node. The current comparator threshold increases with this control voltage. Connect external compensation elements to this pin to stabilize the control loop.
9	SS/TR	Soft-start and tracking control input. Connect a capacitor from SS to GND to set the soft-start period. The soft-start period can be used to track and sequence when the external voltage on this pin overrides the internal reference.
10	EN	Enable control input. Floating this pin or connecting this pin to logic high can enable the device and connecting this pin to GND can disable the device.
11, 12	LX	Switch node. LX is the switching node that supplies power to the output and connect the output LC filter from LX to the output load.
13	BOOT	Bootstrap supply for high-side gate driver. Connect a 100nF or greater capacitor from LX to BOOT to power the high-side switch.
14	PGOOD	Power good indicator output. This pin is an open-drain logic output that is pulled to ground when the output voltage is lower or higher than its specified threshold under the conditions of OVP, OTP, dropout, EN shutdown, or during slow start.



### **Functional Block Diagram**



### Operation

#### **UV** Comparator

If the feedback voltage ( $V_{FB}$ ) is lower than threshold voltage (91% of  $V_{REF}$ ), the UV Comparator's output goes high and the logic control circuit is allowed to turn on the MOSFET to pull PGOOD pin to low.

#### **OV Comparator**

If the feedback voltage ( $V_{FB}$ ) is higher than threshold voltage (109% of  $V_{REF}$ ), the OV Comparator's output goes high and the logic control circuit is allowed to turn on the MOSFET to pull PGOOD pin to low.

#### Voltage Reference

The converter produces a precise  $\pm 1\%$  voltage reference over-temperature by scaling the output of a temperature stable bandgap circuit.

#### **Error Amplifier**

The device uses a transconductance error amplifier. The error amplifier compares the FB pin voltage with the SS/ TR pin voltage and the internal reference voltage which is 0.6V. The transconductance of the error amplifier is 1300  $\mu$ A/V during normal operation. The compensation network should be connected between the COMP pin and ground.

#### **Oscillator with RT/SYNC Function**

The switching frequency is adjustable by an external resistor connected between the RT/SYNC pin and GND. The available frequency range is from 200kHz to 1.6MHz. An internal synchronized circuit has been implemented to switch from RT mode to SYNC mode. To implement the synchronization function, connect a square wave clock signal to the RT/SYNC pin with a duty cycle between 10% to 90%. The switching cycle is synchronized to the falling edge of the external clock at RT/SYNC pin.

4

### Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN, PVIN	-0.3V to 20V
Switch Node Voltage, LX	-1V to 20.3V
LX (t ≤ 20ns)	-8V to 26.3V
BOOT to LX	–0.3V to 6V
BOOT Pin Voltage	–0.3V to 26.3V
Other Pins	–0.3V to 6V
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to 150°C

### ESD Ratings (Note 2)

HBM (Human Body Model) 2kV
----------------------------

## Recommended Operating Conditions (Note 3)

Power Input Voltage, PVIN	1.6V to 18V
Supply Input Voltage, VIN	4.5V to 18V
Junction Temperature Range	$-40^{\circ}$ C to $150^{\circ}$ C

### Thermal Information (Note 4 and Note 5)

	Thermal Parameter	WQFN-14AL 3.5x3.5	Unit
θја	Junction-to-ambient thermal resistance (JEDEC standard)	38.2	°C/W
θJC(Top)	Junction-to-case (top) thermal resistance	34.3	°C/W
$\theta$ JC(Bottom)	Junction-to-case (bottom) thermal resistance	1.9	°C/W
θJA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	31.1	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	0.5	°C/W
ΨJB	Junction-to-board characterization parameter	20.7	°C/W



### **Electrical Characteristics**

(V<sub>IN</sub> = 4.5V to 18V, V<sub>PVIN</sub> = 1.6V to 18V,  $T_A = T_J = -40^{\circ}C$  to 150°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Supply Voltage		·					
PVIN Power Input Operating Voltage	V <sub>PVIN</sub>		1.6		18		
VIN Supply Input Operating Voltage	VIN		4.5	-	18	V	
Under-Voltage Lockout Threshold	Vuvlo	V <sub>IN</sub> rising		4	4.5		
Under-Voltage Lockout Threshold Hysteresis	Δνυνίο			150		mV	
VIN Shutdown		$V_{EN}$ = 0V, $T_A$ = $T_J$ = $-40^\circ C$ to $85^\circ C$		3	9		
Current		$V_{EN} = 0V$		3	11	μA	
VIN Quiescent Current		V <sub>FB</sub> = 0.61V, not switching		600	1000	μΑ	
Enable Voltage							
	Vih	V <sub>EN</sub> rising		1.21	1.26	V	
EN Threshold Voltage	VIL	$V_{EN}$ falling, $T_A = T_J = -40^{\circ}C$ to $85^{\circ}C$	1.1	1.17			
		V <sub>EN</sub> falling	1.0	1.17			
Pull-Up Current		V <sub>EN</sub> = 1.1V		1		۸	
Hysteresis Current		V <sub>EN</sub> = 1.3V		3		μA	
Reference Voltage	•						
Reference Voltage	Vref	$T_A = T_J = -40^{\circ}C$ to $85^{\circ}C$	0.594	0.6	0.606	V	
Telefence voltage	VKEF		0.591	0.6	0.609	V	
Timing Resistor and B	External Clo	ck	I				
		$R_{OSC} = 27k\Omega$ , $T_A = T_J = -40^{\circ}C$ to $85^{\circ}C$	1440	1600	1760		
Switching Frequency	fosc	$R_{OSC} = 27k\Omega$	1400	1600	1760	l	
0 1 2		$R_{OSC} = 110 k\Omega$	400	480	560	kHz	
		$R_{OSC} = 270 k\Omega$	160	200	240		
Switching Frequency Range		Include Sync mode and RT mode set point	200		1600		
Minimum Sync Pulse Width				20		ns	
SYNC Threshold		High-level			2	V	
Voltage		Low-level	0.8			V	
SYNC Falling Edge to LX Rising Edge Delay		Measure at 500kHz with $\ensuremath{R}_{\ensuremath{OSC}}$ resistor in series		66		ns	

## RT2857B

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Internal MOSFET							
High-Side On-Resistance	RDS(ON)_H	$V_{BOOT} - V_{LX} = 5.5V$		26	40		
Low-Side On-Resistance	R <sub>DS(ON)</sub> _L	V <sub>IN</sub> = 12V		19	30	mΩ	
LX and BOOT	( )-	I					
Minimum On-Time		Measured at 90% to 90% of $V_{LX}$ , I <sub>LX</sub> = 2A, 25°C			135	ns	
Minimum Off-Time		$V_{BOOT} - V_{LX} \ge 3V$		0			
BOOT-LX UVLO	VBL-UVLO				3	V	
Soft-Start and Tracking	•						
Internal Charge Current				2		μA	
SS to Feedback Offset		V <sub>SS</sub> = 0.4V		20	60	mV	
Current Limit							
High-Side Switch Current Limit			8	11	14		
Low-Side Switch Sourcing Current Limit			6.5	10	15	A	
Low-Side Switch Sinking Current Limit			0.6	2.3	4.5	1	
Hiccup Wait Time			-	512	-	Cycles	
Hiccup Time				16384		Cycles	
Error Amplifier							
Error Amplifier Trans-conductance	gm	–2μΑ < I <sub>COMP</sub> < 2μΑ, V <sub>COMP</sub> = 1V		1300		μA/V	
Error Amplifier DC Gain		V <sub>FB</sub> = 0.6V	1000	3100		V/V	
Error Amplifier Sink/Source Current		V <sub>COMP</sub> = 1V, 100mV input overdrive		±110		μA	
COMP to Iswitch gm				16		A/V	
Power Good							
Power Good Rising		V <sub>FB</sub> rising (Good)		94		0() (	
Threshold		V <sub>FB</sub> rising (Fault)	(Fault) 10			%V <sub>REF</sub>	
Power Good Falling		V <sub>FB</sub> falling (Fault)		91			
Threshold		V <sub>FB</sub> falling (Good)		106	-	%Vref	
Power Good Sink Current Capability		PGOOD signal fault, IPGOOD sinks 2mA			0.3	V	
Power Good Leakage Current		PGOOD signal good, V <sub>PGOOD</sub> = 5.5V		30	100	nA	
Minimum VIN for Indicating PGOOD		$V_{PGOOD} < 0.5V$ , $I_{PGOOD}$ sinks $100\mu A$		0.6	1		
Minimum SS/TR Voltage for Indicating PGOOD					1.4		

## RICHTEK

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Over-Temperature Prote	ection					
Thermal Shutdown	T <sub>SD</sub>		160	175		
Thermal Shutdown Hysteresis	ΔT <sub>SD</sub>			10		°C

- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precautions are recommended.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- **Note 4.** For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, <u>AN061</u>.
- **Note 5.** θ<sub>JA(EVB)</sub>, Ψ<sub>JC(Top)</sub> and Ψ<sub>JB</sub> are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm; furthermore, each layer with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

## **Typical Application Circuit**






Table 1. Suggested Component Values


V <sub>OUT</sub> (V)	<b>R1 (k</b> Ω)	<b>R2 (k</b> Ω)	R <sub>COMP1</sub> (kΩ)	С <sub>СОМР1</sub> (nF)	С <sub>СОМР2</sub> (pF)	C <sub>OUT</sub> (μF)	<b>L (</b> μ <b>H)</b>	
5.0	176	24	4.3	8.2	180	22 x 2	4.7	
3.3	108	24	2.4	8.2	180	22 x 2	3.7	
2.5	76	24	1.8	8.2	180	22 x 2	3.7	
1.8	48	24	1.5	8.2	180	22 x 2	2.2	
1.5	36	24	1.0	8.2	180	22 x 2	2.2	
1.2	24	24	0.82	8.2	180	22 x 2	2.2	
1.0	16	24	0.68	8.2	180	22 x 2	1.5	





## **Typical Operating Characteristics**













Switching Frequency vs. Temperature



**RICHTEK** is a registered trademark of Richtek Technology Corporation. Copyright ©2022 Richtek Technology Corporation. All rights reserved.


10





Copyright ©2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

www.richtek.com












Power On from VIN (20V/Div) VPGOOD (5V/Div) Vout (2V/Div) Iout (5A/Div) VIN = 12V, Vout = 3.3V, Iout = 6A Time (2.5ms/Div)



Power Off from VIN







### **Application Information**

This IC is a single phase Buck PWM converter with two integrated N-MOSFETs. It provides good performance during load and line transients by implementing a single feedback loop, current-mode control, and external compensation. The integrated synchronous power switches can increase efficiency and it is suitable for lower duty cycle applications. The switching frequency can be externally set from 200kHz to 1.6MHz which allows for high efficiency and optimal size selection of output filter components. In additional, there is a synchronization mode control in this device which can be synchronized to the external clock frequency, and easily switched from internal switching mode to synchronization mode.

The device contains a power good protection and an external soft-start function that is able to monitor the system output voltage for normal regulation and provides a programmable power up sequence for avoiding inrush currents efficiently. Furthermore, the device incorporates a lot of protections such as OVP, OCP, OTP and etc.

#### **Main Control Loop**

The device implements an adjustable fixed frequency with peak current-mode control which offers an excellent performance over various line and loading. During normal operation, the internal high-side power switch is turned on by the internal oscillator initiating. Current in the inductor increases until the high-side switch current reaches the current reference converted by the output voltage  $V_{COMP}$ of the error amplifier. The error amplifier adjusts its output voltage by comparing the feedback signal from a resistive voltage divider on the FB pin with an internal 0.6V reference. When the load current increases, it causes a reduction in the feedback voltage relative to the reference. The error amplifier increases its current reference until the average inductor current matches the new load current. When the high-side power MOSFET turns off, the lowside synchronous power switch (N-MOSFET) turns on until the beginning of the next clock cycle.

#### **VIN and PVIN Pins**

The VIN and PVIN pins can be used together or separately for a variety of applications. In this device, the VIN pin is an input for supplying internal reference and control circuitry and the PVIN pin is an input for providing main power to device system and internal high-side power MOSFET. When the VIN and PVIN pins are tied together, both pins can operate from 4.5V to 18V. When the VIN and PVIN pins are used separately, VIN pin must be ranged from 4.5V to 18V, and the PVIN pin can be applied down to as low as 1.6V to 18V.

The device incorporates an internal Under-Voltage Lockout (UVLO) circuitry on the VIN pin. If the VIN pin voltage exceeds the UVLO rising threshold voltage 4V, the converter resets and prepares the PWM for operation. If the VIN pin voltage falls below the falling threshold voltage 3.85V during normal operation, the device is disabled. Such wide internal UVLO hysteresis of 150mV can efficiently prevent noise caused reset. There is also an external UVLO circuitry which can be achieved by configuring a resistive voltage divider on EN pin for both input VIN and PVIN pins and it is able to provide either input pins an adjustable UVLO function to ensure a proper power up behavior. More discussions are located in the section of Enable Operation.

#### **Output Voltage Setting**

The resistive voltage divider allows the FB pin to sense the output voltage as shown in Figure 1.




Figure 1. Setting the Output Voltage

For high efficiency, the divider resistance must adopt larger values, but too large values may induce noises and voltage errors by the coupled FB pin input current. It is recommended to use the values between  $10k\Omega$  and  $100k\Omega$ . The output voltage is set by an external resistive voltage divider according to the following Equation (1):

 $V_{OUT} = V_{REF} \left( 1 + \frac{R1}{R2} \right)$ (1)

where  $V_{\text{REF}}$  is the feedback reference voltage (0.6V typ.).

#### Soft-Start

The device contains an external soft-start clamp that gradually raises the output voltage. The soft-start timing is programmed by the external capacitor between SS/TR pin and GND. The device provides an internal  $2\mu$ A charge current for the external capacitor. If a 10nF capacitor is used to set the soft-start, the period can be 4ms. The calculations for external charge capacitor C<sub>SS</sub> and soft-start time T<sub>SS</sub> are shown in Equation (2) :

$$T_{SS} = \frac{C_{SS} \times V_{REF}}{I_{SS}}$$
(2)

where  $C_{SS}$  is the external soft-start capacitor,  $I_{SS}$  is the soft-start charge current (2µA),  $V_{REF}$  is the feedback reference voltage (0.6V).

Once the input voltage falls below UVLO threshold, the EN pin is pulled low, or the OTP is triggered, the device stops switching and the SS/TR pin starts to discharge. It is held such shutdown condition until the event is cleared and the SS/TR pin has already discharged to ground ensuring proper soft-start behavior.

During the pre-biased start-up sequence, the output of device is not discharged by low-side power switch because the device is designed to prevent low-side MOSFET sinking. It is allowed to sink when the SS/TR pin exceeds 2.1V.

#### **Slope Compensation**

Slope compensation provides stability in constant frequency architectures by preventing sub-harmonic oscillations at duty cycles greater than 50%. It is accomplished internally by adding a compensating ramp to the inductor current signal. Normally, the peak inductor current is remained constant under the whole duty cycle range when slope compensation is added. For the device, separated inductor current signal is used to monitor overcurrent condition, so the maximum output current stays relatively constant regardless of duty cycle. More discussions about over-current protection are described in a later section.

#### **Enable Operation**

The EN pin is an device enable input. Pulling the EN pin to logic low that is typically less than the set threshold voltage 1.17V, the device shuts down and enters to low quiescent current state about  $2\mu$ A. The regulator starts switching again once the EN pin voltage exceeds the threshold voltage 1.21V. In additional, the EN pin is implemented with an internal pull-up current source which allows to enable the device when the EN pin is floating. For general external timing control, the EN pin can be externally pulled high by adding a capacitor and a resistor from the VIN pin as Figure 2.




Figure 2. Enable Timing Control

An external MOSFET can be added to implement digital control from the EN pin to ground, as shown in Figure 3. In this case, there is no need to connect a pull-up resistor between the VIN and EN pins since the EN pin is pulled up by the internal current source. The device can simply achieve the digital control only through an external MOSFET on EN pin.




Figure 3. Digital Enable Control

The EN pin can also be applied to adjust its Under-Voltage Lockout (UVLO) threshold with two external resistors divider from the both input VIN and PVIN pins used together or separately, and the application structures can refer to Figure 4, Figure 5, and Figure 6.




Figure 4. Resistor Divider for PVIN UVLO Setting




Figure 5. Resistor Divider for VIN UVLO Setting,  $VIN \ge 4.5V$ 




Figure 6. Resistor Divider for PVIN and VIN UVLO Setting

Under above application structures, the adjustable UVLO function of EN pin allows to achieve a secondary UVLO on PVIN pin, a higher UVLO on VIN pin or even a common UVLO on both VIN and PVIN pins. For example, if the EN pin is configured as Figure 5 and the output voltage is set to a higher value 10V. The device may shut down after soft-start sequence is over, and the reason for the result is that the V<sub>OUT</sub> is still lower than its set target during the V<sub>IN</sub> rising period even though V<sub>IN</sub> has already risen to its internal UVLO threshold 4V. To prevent this situation, an adjustable UVLO threshold from EN pin is useful to avoid such high output transfer condition. The exact UVLO thresholds can be calculated by Equation (3). The setting  $V_{OUT}$  is 10V and  $V_{IN}$  is from 0V to 18V. When  $V_{IN}$  is higher than 12V, the device is triggered to enable the converter. Assume  $R_{EN1} = 56k\Omega$ . Then,

$$R_{EN2} = \frac{R_{EN1} \times V_{IH}}{V_{IN} \text{ s} - V_{IH}}$$
(3)

where  $V_{IH}$  is the typical threshold of enable rising (1.21V) and V<sub>IN S</sub> is the target turn on input voltage (12V in this example). According to the equation, the suggested resistor  $R_{EN2}$  is 6.28k $\Omega$ .

#### Adjustable Operating Frequency-RT mode

Selection of the operating frequency is a tradeoff between efficiency and component size. Higher operating frequency allows the use of smaller inductor and capacitor values but it may press the minimum controllable on-time to affect devices stability. Lower operating frequency improves efficiency by reducing internal gate charge and switching losses but requires larger inductance and capacitance to maintain low output ripple voltage.

The operating frequency of the device is determined by an external resistor ROSC, that is connected between the RT/SYNC pin and ground. The value of the resistor sets the ramp current which is used to charge and discharge an internal timing capacitor within the oscillator. The practical switching frequency ranges from 200kHz to 1.6MHz. Determine the ROSC resistor value by examining the curve in Figure 7.




Figure 7. Switching Frequency vs. ROSC Resistor

#### Synchronization-SYNC mode

The device is allowed to synchronize with an external square wave clock ranging from 200kHz to 1.6MHz applied to the RT/SYNC pin. The range of sync duty cycle must be from 20% to 80%, and the amplitude of sync signal must be higher than 2V and lower than 0.8V. During the SYNC mode operation, the switching cycle of LX pin is synchronized to the falling edge of the external sync signal.

Copyright @2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com

## **RT2857B**

Before the external sync signal is provided to the RT/ SYNC pin, the device operates at the original switching frequency set by resistor  $R_{OSC}$ . When the sync signal is provided, the SYNC mode overrides the RT mode to force the device synchronizing to external frequency. This IC can easily switch between RT mode and SYNC mode, and the application structure can be configured as Figure 8.




Figure 8. External Sync Signal Control

#### **Power Good Output**

The power good output is an open-drain output and needs to connect a voltage source below 5.5V with a pull-up resistor for avoiding the PGOOD floating. When the output voltage is 9% above or 9% below its set voltage, PGOOD is pulled low. It is held low until the output voltage returns within the allowed tolerances  $\pm 6\%$  once more. During soft-start, PGOOD is actively held low when V<sub>IN</sub> is greater than 1V and is only allowed to be high when soft-start period is over that means the SS/TR pin exceeds 2.1V typically and the output voltage reaches 94% of its set voltage. Besides, the PGOOD pin is also pulled low when the input UVLO or OVP are triggered, EN pin is pulled below 1.21V or the OTP is occurred.

#### **External Bootstrap Diode**

Connect a 100nF low ESR ceramic capacitor between the BOOT and SW pins. This capacitor provides the gate driver voltage for the high-side MOSFET.

It is recommended to add an external bootstrap diode between an external 5V and the BOOT pin for efficiency improvement when input voltage is lower than 5.5V or duty ratio is higher than 65% .The bootstrap diode can be a low cost one such as IN4148 or BAT54. The external 5V can be a 5V fixed input from system or a 5V output of the RT2857B. Note that the external boot voltage must be lower than 5.5V.




Figure 9. External Bootstrap Diode

#### **Inductor Selection**

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current  $\Delta I_L$  increases with higher VIN and decreases with higher inductance.

$$\Delta I_{L} = \left[\frac{V_{OUT}}{f \times L}\right] \times \left[1 - \frac{V_{OUT}}{V_{IN}}\right]$$
(4)

Having a lower ripple current reduces not only the ESR losses in the output capacitors but also the output voltage ripple. Highest efficiency operation is achieved by reducing ripple current at low frequency, but it requires a large inductor to attain this goal.

For the ripple current selection, the value of  $\Delta I_L = 0.24$  ( $I_{MAX}$ ) is a reasonable starting point. The largest ripple current occurs at the highest V<sub>IN</sub>. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation :

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_{L(MAX)}}\right] \times \left[1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right]$$
(5)

In this device,  $3.7\mu$ H is recommended for initial design. The current rating of the inductor (caused a 40°C temperature rising from 25°C ambient) must be greater than the maximum load current and ensure that the peak current does not saturate the inductor during short-circuit condition. Referring the Table 1 for the inductor selection reference.

Table 1. Suggested Inductors for Typical
Application Circuit

Component Supplier	Series	Dimensions (mm)					
TDK	VLF10045	10 x 9.7 x 4.5					
TDK	SLF12565	12.5 x 12.5 x 6.5					
TAIYO YUDEN	NR8040	8 x 8 x 4					
WE	744325	10.2 x 10.2 x 4.7					
WE	744355	12.8 x 12.8 x 6.2					

#### Input and Output Capacitors Selection

The input capacitance  $C_{IN}$  is needed to filter the trapezoidal current at the Source of the high-side MOSFET. To prevent large ripple current, a low ESR input capacitor sized for the maximum RMS current should be used. The RMS current is given by Equation (6) :

$$I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$
(6)

The formula above has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT} / 2$ . This simple worst condition is commonly used for design because even significant deviations do not offer much relief.

The effective input capacitance is a function of the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), rated output current (I<sub>OUT</sub>), switching frequency (f<sub>SW</sub>), and input ripple voltage of the regulator ( $\Delta$ V<sub>INP</sub>) :

$$C_{IN(MIN)} = \frac{I_{OUT} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{f_{SW} \times \Delta V_{INP}}$$
(7)

Ceramic capacitors are most often used because of their low cost, small size, high RMS current ratings, and robust surge current capabilities. It should pay attention that value of capacitors change as temperature, bias voltage, and operating frequency change. For example the capacitance value of a capacitor decreases as the dc bias across the capacitor increases.

Several ceramic capacitors may be paralleled to meet the RMS current, size, and height requirements of the application. Considering the DC bias effects for the input capacitor, the typical operating circuit used one  $10\mu$ F low ESR ceramic capacitors on the PVIN pin and VIN pin respectively and an additional  $0.1\mu$ F is recommended to place as close as possible to the IC input side for high frequency filtering.

All the recommended input and output capacitors can refer to Table 2 for more detail.

Location	<b>Component Supplier</b>	Part No.	Capacitance (µF)	Case Size
C <sub>IN</sub>	MURATA	GRM32ER71H106K	10	1210
CIN	TDK	C3225X7S1H106K	10	1210
C <sub>OUT</sub>	MURATA	GRM31CR60J476M	47	1206
C <sub>OUT</sub>	TDK	C3225X5R0J476M	47	1210
C <sub>OUT</sub>	MURATA	GRM32ER71C226M	22	1210
C <sub>OUT</sub>	TDK	C3225X5R1C226M	22	1210

Table 2. Suggested Capacitors for  $C_{\text{IN}}$  and  $C_{\text{OUT}}$ 

The selection of  $C_{OUT}$  is determined by the required ESR to minimize voltage ripple. Moreover, the amount of bulk capacitance is also a key for  $C_{OUT}$  selection to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response. The output ripple  $\Delta V_{OUT}$  is determined by Equation (8) :

$$\Delta V_{OUT} \le \Delta I_{L} \left[ ESR + \frac{1}{8fC_{OUT}} \right]$$
(8)

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input V<sub>IN</sub>. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V<sub>IN</sub> large enough to damage the part.

#### **Output Over-Current Protection (Hiccup Mode)**

For the RT2857BH, a hiccup mode of Over-Current Protection (OCP) is incorporated. For example, when the power supply output is shorted to ground and the highside switch over current condition is kept for more than 512 switching cycles which is named hiccup wait time, the hiccup mode is triggered to force the device to stop switching for a period of time. During the shutdown period, the internal oscillator continuously counts and it is allowed to recover switching after the hiccup time of 16384 cycles. Such periodically re-start condition continues until the OCP condition is removed and then the device returns to normal operation. The hiccup mode of OCP can reduce input average current to avoid the thermal issue in shortcircuit conditions efficiently.

#### **Output Over-Voltage Protection**

The device provides an output Over-Voltage Protection (OVP) once the output voltage exceeds 109% of  $V_{OUT}$ , the OVP function turns off the high-side power MOSFET to stop current flowing to the output which can only be released when the output voltage drops below 106% of

 $V_{OUT}$ . There is a 5µs delay also built into the over-voltage protection circuit to prevent false transition. Using this OVP feature can easily minimize the output overshoot.

#### **High-Side MOSFET Over-Current Protection**

The Over-Current Protection (OCP) of high-side MOSFET is implemented in this device, it adopts monitoring inductor current during the on-state to control the COMP pin voltage for turning off the high-side MOSFET. Each cycle the separated inductor current signal is compared through sensing the external inductor current to the COMP pin voltage from an error amplifier output. If the separated inductor current peak value exceeds the set current limit threshold, the high-side power switch is turned off.

#### Low-Side MOSFET Over-Current Protection

The device not only implements the high-side over-current protection but also provides the over sourcing current protection and over sinking current protection for low-side MOSFET. With these three current protections, the IC can easily control inductor current at both side power switches and avoid current runaway for short-circuit condition.

For the sourcing current protection, there is a specific comparator in internal circuitry to compare the low-side MOSFET sourcing current to the internal set current limit at the end of every clock cycle. When the low-side sourcing current is higher than the set sourcing limit, the high-side power switch is not turned on and low-side power switch is kept on until the following clock cycle for releasing the above sourcing current to the load. It is allowed to turn on the high-side MOSFET again when the low-side current is lower than the set sourcing current limit at the beginning of a new cycle.

For the sinking current protection, it is implemented by detecting the voltage across the low-side power switch. If the low-side reverse current exceeds the set sinking limit, both power switches are off immediately, and it is held to stop switching until the beginning of next cycle. By incorporating this additional protection, the device is able to prevent an excessive sinking current from the load during the condition of pre-biased output and the SS/TR pin is asserted high that is 2.1V or above.

Copyright ©2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

#### **Over-Temperature Protection**

An Over-Temperature Protection (OTP) is contained in the device. The protection is triggered to force the device shutdown for protecting itself when the junction temperature exceeds 175°C typically. Once the junction temperature drops below the hysteresis 10°C typically, the device is re-enable and automatically reinstates the power up sequence.

#### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

#### $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}(\mathsf{EVB})}$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA(EVB)}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 150°C. The junction to ambient thermal resistance,  $\theta_{JA(EVB)}$ , is layout dependent. For WQFN-14AL 3.5x3.5 package, the thermal resistance,  $\theta_{JA(EVB)}$ , is 31.1°C/W on high effecitive-thermal-conductivity four-layer thermal test board. The maximum power dissipation at  $T_A = 25$ °C can be calculated by the following formula :

 $P_{D(MAX)}$  = (150°C - 25°C) / (31.1°C/W) = 4.01W for WQFN-14AL 3.5x3.5 package

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA(EVB)}$ . The derating curve in Figure 10 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 10. Derating Curve of Maximum Power Dissipation

#### **Layout Considerations**

Follow the PCB layout guidelines for optimal performance of the device.

- Keep the traces of the main current paths as short and wide as possible.
- Put the input capacitor as close as possible to VIN and PVIN pins.
- LX node is with high frequency voltage swing and should be kept at small area. Keep analog components away from the LX node to prevent stray capacitive noise pickup.
- Connect feedback network behind the output capacitors.
   Keep the loop area small. Place the feedback components near the device.
- Connect all analog grounds to a common node and then connect the common node to the power ground behind the output capacitors.
- An example of PCB layout guide is shown in Figure 11 for reference.








Figure 11. PCB Layout Guide




## **Packing Information**


## **Packing Information**

Package Type: QFN and DFN 3.5x3.5

### 1. Tape & Reel Data



	Tape Size	Pocket Pitch	Reel Size (A)		Units	Trailer	Leader	Reel Width (W2)	
Package Type	(W1) (mm)	(P) (mm)	(mm)	(in)	per Reel	(mm)	(mm)	Min./Max. (mm)	
QFN/DFN 3.5x3.5	12	8	180	7	1,500	160	600	12.4/14.4	



C, D and K are determined by component size. The clearance between the components and the cavity is as follows: - For 12mm carrier tape: 0.5mm max.

Tama Cina	W1	Р		В		F		۵J		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



### Packing Information Package Type: QFN and DFN 3.5x3.5

### 2. Tape & Reel Packing

Step	Photo/ Description	Step	Photo/ Description
1	Feel 7"	4	3 reels per inner box <b>Box A</b>
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	R	eel	Вох				Carton					
Package	Size	Units	Item	Size(cm)	Weight(Kg)	Reels	Units	Item	Size(cm)	Weight(Kg)	Boxes	Unit
QFN & DFN	7″	1 500	Box A	18.3*18.3*8.0	0.1	3	4,500	Carton A	38.3*27.2*38.3	9	12	54,000
3.5x3.5	F. 2 F		Box E	18.6*18.6*3.5	0.03	1	1,500	For Combined or Un-full Reel.				

### 3. Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega/cm^2$	10 <sup>4</sup> ~ 10 <sup>11</sup>					



### **IR Reflow Profile for MSL**


### IR Reflow Profile for Moisture Sensitivity Test (J-STD-020C):

Reflow Condition (260°C) for Pb-free/ Green package

IR Reflow times: 3 cycles

	IR*2
Average ramp-up rate (include 217°C to	Max 3°C/second
Peak)	
Preheat temperature 175(±25) °C	60 to 180 seconds
Temperature maintained above 217°C	60 to 150 seconds
Time within 5°C of actual peak temperature	20-40 seconds / min.
Peak temperature (minimum)	260 +0/-5°C
Ramp-down rate	6°C /second max.
Time 25°C to peak temperature	8 minutes max.





Time

### Caution of Storage Condition-MSL2

## Caution of Storage Condition MSL 2

## Richtek recommends the storage conditions as below.


- 1.1 Calculated shelf life in sealed bag is 24 months at <40 <sup>o</sup>C and <90%RH.
- 1.2 After the bag is opened, devices that will be subjected to reflow solder or other high


temperature process must be

- a) Mounted within 1 year of factory conditions < 30<sup>o</sup>C and 60%RH, or
- b) Stored at <10%RH.
- 1.3 Devices require bake, before mounting, if:
  - a) Humidity Indicator Card is >10%
  - b) 1.2a) or 1.2b) not met
- 1.4 If baking is required, devices may be baked for 48 hours at 125+/-5°C.



## **Outline Dimension**





DETAIL A Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimension	s In Inches	
Symbol	Min.	Max.	Min.	Max.	
A	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.200	0.300	0.008	0.012	
D	3.400	3.600	0.134	0.142	
D2	2.000	2.100	0.079	0.083	
D3	0.2	200	0.008		
E	3.400	3.600	0.134	0.142	
E2	2.000	2.100	0.079	0.083	
E3	0.3	25	0.013		
е	0.5	600	0.020		
e1	1.5	600	0.059		
K	0.3	50	0.014		
L	0.350	0.450	0.014	0.018	

W-Type 14AL QFN 3.5x3.5 Package