

6V 1A, ACOT® Buck Converter

General Description

The RT5750A/B is a simple, easy-to-use, 1A synchronous step-down DC-DC converter with an input supply voltage range from 2.5V to 6V. The device build-in an accurate 0.6V reference voltage and integrates low $R_{DS(ON)}$ power MOSFETs to achieve high efficiency in a TSOT-23-5 and TSOT-23-6 package.

The RT5750A/B adopts Advanced Constant On-Time (ACOT®) control architecture to provide an ultrafast transient response with few external components and to operate in nearly constant switching frequency over the line, load, and output voltage range. The RT5750A operate in automatic PSM that maintain high efficiency during light load operation. The RT5750B operate in Forced PWM that help to meet tight voltage regulation accuracy requirements.

The RT5750A/B senses both FETs current for a robust over-current protection. The device features cycle-by-cycle current limit protection and prevent the device from the catastrophic damage in output short circuit, over current or inductor saturation. A built-in soft-start function prevents inrush current during start-up. The device also includes input under-voltage under-voltage lockout, output protection, over-temperature protection to provide safe and smooth operation in all operating conditions.


Features

- Input Voltage Range from 2.5V to 6V
- Integrated 120m Ω and 80m Ω FETs
- 1A Output Current, up to 95% Efficiency
- 100% Duty Cycle for Lowest Dropout
- 1.5% Internal Reference Voltage
- 1.5MHz Typical Switching Frequency
- Power Saving Mode for Light Loads (RT5750A)
- Low Quiescent Current: 25μA (Typ.)
- Fast Advanced Constant On-Time (ACOT[®])
 Control
- Internal Soft Startup (0.6ms)
- Enable Control Input
- Power Good Indicator (TSOT-23-6)
- Both FETs Over-Current Protection
- Negative Over-Current Protection (RT5750B)
- Input Under-Voltage Lockout Protection
- Hiccup-Mode Output Under-Voltage Protection
- Over-Temperature Protection
- RoHS Compliant and Halogen Free

Applications

- Mobile Phones and Handheld Devices
- STB, Cable Modem, and xDSL Platforms
- WLAN ASIC Power / Storage (SSD and HDD)
- General Purpose for POL LV Buck Converter

Simplified Application Circuit





Ordering Information

Package Type J5: TSOT-23-5 J6: TSOT-23-6 Lead Plating System G: Green (Halogen Free and Pb Free) UVP Option H: Hiccup PWM Operation Mode A: Automatic PSM B: Forced PWM

Note:

Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

RT5750AHGJ5



9M= : Product Code DNN : Date Code

RT5750AHGJ6



3G=: Product Code DNN: Date Code

RT5750BHGJ5



9L= : Product Code DNN : Date Code


RT5750BHGJ6




3F=: Product Code DNN: Date Code

Pin Configuration

(TOP VIEW)



TSOT-23-6



TSOT-23-5



Functional Pin Description


Pin	Pin No.		Pin Function				
TSOT-23-6	TSOT-23-5	Pin Name	Fill FullCuoli				
1	1	EN	Enable control input. Connect this pin to logic high enables the device and connect this pin to GND disables the device. Do not leave this pin floating.				
2	2	GND	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.				
3	3	sw	Switch node between the internal switch. Connect this pin to the inductor.				
4	4	VIN	Power input. The input voltage range is from 2.5V to 6V. Connect input capacitors directly to this pin and GND pins. MLCC with capacitance higher than $10\mu F$ is recommended.				
5		PG	Power good indicator. The output of this pin is an open-drain with external pull-up resistor. After soft startup, PG is pulled up when the FB voltage is within 90% (typ.). The PG status is low while EN is disable.				
6	5	FB	Feedback voltage input. Connect this pin to the midpoint of the external feedback resistive divider to set the output voltage of the converter to the desired regulation level. The device regulates the FB voltage at Feedback Reference Voltage, typically 0.6V.				

Copyright © 2020 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.




Functional Block Diagram

For TSOT-23-6



For TSOT-23-5





Operation

The RT5750A/B is a high-efficiency, synchronous step-down DC-DC converter that can deliver up to 1A output current from a 2.5V to 6V input supply.

Advanced Constant On-Time Control and PWM Operation

The RT5750A/B adopts ACOT® control for its ultrafast transient response, low external component counts and stable with low ESR MLCC output capacitors. When the feedback voltage falls below the feedback reference voltage, the minimum off-time one-shot (80ns, typ.) has timed out and the inductor current is below the current limit threshold, then the internal on-time one-shot circuitry is triggered and the high-side switch is turn-on. Since the minimum off-time is short, the device exhibits ultrafast transient response and enables the use of smaller output capacitance.

The on-time is inversely proportional to input voltage and directly proportional to output voltage to achieve pseudo-fixed frequency over the input voltage range. After the on-time one-shot timer expired, the high-side switch is turn-off and the low-side switch is turn-on until the on-time one-shot is triggered again. In the steady state, the error amplifier compares the feedback voltage V_{FB} and an internal reference voltage. If the virtual inductor current ramp voltage is lower than the output of the error amplifier, a new pre-determined fixed on-time will be triggered by the on-time one-shot generator.

Power Saving Mode (RT5750A)

The RT5750A automatically enters power saving mode (PSM) at light load to maintain high efficiency. As the load current decreases and eventually the inductor current ripple valley touches the zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The low-side switch is turned off when the zero inductor current is detected. As the load current is further decreased, it takes longer time to discharge the output capacitor to the level that requires the next on-time. The switching frequency decreases and is proportional to the load current to maintain high efficiency at light load.

Enable Control

The RT5750A/B provides an EN pin, as an external chip enable control, to enable or disable the device. If V_{EN} is held below a logic-low threshold voltage (V_{EN_L}) of the enable input (EN), the converter will disable output voltage, that is, the converter is disabled and switching is inhibited even if the VIN voltage is above VIN under-voltage lockout threshold (V_{UVLO}). During shutdown mode, the supply current can be reduced to I_{SHDN} (1 μ A or below). If the EN voltage rises above the logic-high threshold voltage (V_{EN_H}) while the VIN voltage is higher than UVLO threshold, the device will be turned on, that is, switching being enabled and soft-start sequence being initiated. Do not leave this pin floating.

Soft-Start (SS)

The RT5750A/B provides an internal soft-start feature for inrush control. At power up, the internal capacitor is charged by an internal current source to generate a soft-start ramp voltage as a reference voltage to the PWM comparator. The device will initiate switching and the output voltage will smoothly ramp up to its targeted regulation voltage only after this ramp voltage is greater than the feedback voltage V_{FB} to ensure the converters have a smooth start-up from pre-biased output. The output voltage starts to rise in 0.1ms from EN rising, and the soft-start ramp-up time (10%V_{OUT} to 90%V_{OUT}) is 0.6ms.




Figure 1. Start-Up Sequence

Maximum Duty Cycle Operation

The RT5750A/B is designed to operate in dropout at the high duty cycle approaching 100%. If the operational duty cycle is large and the required off time



becomes smaller than minimum off time, the RT5750A/B starts to enable skip off time function and keeps high-side MOSFET switch on continuously. The RT5750A/B implements skip off time function to achieve high duty approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application. The input voltage at which the devices enter dropout changes depending on the input voltage, output voltage, switching frequency, load current, and the efficiency of the design.

Power Good Indication (TSOT-23-6)

The RT5750A/B features an open-drain power-good output (PGOOD) to monitor the output voltage status. The output delay of comparator prevents false flag operation for short excursions in the output voltage, such as during line and load transients. Pull-up PGOOD with a resistor to VOUT or an external voltage below 6V. When VIN voltage rises above V_{UVLO}, the power-good function is activated. After soft start is finished, the PGOOD pin is controlled by a comparator connected to the feedback signal VFB. If VFB rises above a power-good high threshold (V_{TH PGLH}) (typically 90% of the reference voltage), the PGOOD pin will be in high impedance and V_{PG} will be held high. When VFB falls short of power-good low threshold (V_{TH PGHL}) (typically 85% of the reference voltage), the PGOOD pin will be pulled low after a certain delay (60μs, typically) elapsed. Once being started-up, if any internal protection is triggered, PGOOD will be pulled low to GND. The internal open-drain pull-down device $(10\Omega, \text{ typically})$ will pull the PGOOD pin low. The power good indication profile is shown below.




Figure 2. The Logic of PGOOD

Table 1. PG Pin Status

C	onditions	PG Pin
Enable	V _{EN} > V _{EN_H} , V _{FB} > V _{TH_PGLH}	High Impedance
Enable	V _{EN} > V _{EN_H} , V _{FB} < V _{TH_PGHL}	Low
Shutdown	V _{EN} < V _{EN_L}	Low
OTP	$T_{J} > T_{SD}$	Low

Input Under-Voltage Lockout

In addition to the EN pin, the RT5750A/B also provides enable control through the VIN pin. If V_{EN} rises above V_{EN_H} first, switching will still be inhibited until the VIN voltage rises above V_{UVLO}. It is to ensure that the internal regulator is ready so that operation with not-fully-enhanced internal MOSFET switches can be prevented. After the device is powered up, if the input voltage VIN goes below the UVLO falling threshold voltage (V_{UVLO} – Δ V_{UVLO}), this switching will be inhibited; if VIN rises above the UVLO rising threshold (V_{UVLO}), the device will resume normal operation with a complete soft-start.

The Over-Current Protection

The RT5750A/B features cycle-by-cycle current-limit protection on both the high-side and low-side MOSFETs and prevents the device from the catastrophic damage in output short circuit, over current or inductor saturation.

The high-side MOSFET over-current protection is achieved by an internal current comparator that monitors the current in the high-side MOSFET during each on-time. The switch current is compared with the high-side switch peak-current limit (I_{LIM_H}) after a certain amount of delay when the high-side switch being turned on each cycle. If an over-current condition occurs, the converter will immediately turns off the high-side switch and turns on the low-side switch to prevent the inductor current exceeding the high-side current limit.

The low-side MOSFET over-current protection is achieved by measuring the inductor current through the synchronous rectifier (low-side switch) during the low-side on-time. Once the current rises above the low-side switch valley current limit (I_{LIM_L}), the on-time one-shot will be inhibited until the inductor current



ramps down to the current limit level (I_{LIM_L}), that is, another on-time can only be triggered when the inductor current goes below the low-side current limit. If the output load current exceeds the available inductor current (clamped by the low-side current limit), the output capacitor needs to supply the extra current such that the output voltage will begin to drop. If it drops below the output under-voltage protection trip threshold, the IC will stop switching to avoid excessive heat.




Figure 3. Over-Current Protection

Output Active Discharge

When the RT5750A/B is disabled by EN pin, UVLO or OTP, the device discharges the output capacitors (via SW pins) through an internal discharge resistor (150 Ω) connected to ground. This function prevents the reverse current flow from the output capacitors to the input capacitors once the input voltage collapses. It doesn't need to rely on another active discharge circuit for discharging output capacitors. This function will be turned off when the fault condition is removed.

Hiccup-Mode Output Under-Voltage Protection

The RT5750A/B includes output under-voltage protection (UVP) against over-load or short-circuited condition by constantly monitoring the feedback voltage VFB. If VFB drops below the under-voltage protection trip threshold (typically 50% of the internal feedback reference voltage), the UV comparator will go high to turn off both the internal high-side and low-side MOSFET switches. The RT5750A/B will enter output under-voltage protection with hiccup mode. During

hiccup mode, the IC will shut down for thiccup_OFF (2.4ms), and then attempt to recover automatically for thiccup_ON (1.2ms). Upon completion of the soft-start sequence, if the fault condition is removed, the converter will resume normal operation; otherwise, such cycle for auto-recovery will be repeated until the fault condition is cleared. Hiccup mode allows the circuit to operate safely with low input current and power dissipation, and then resume normal operation as soon as the over-load or short-circuit condition is removed. A short circuit protection and recovery profile is shown below.




Figure 4. Short Circuit Protection and Recovery

Thermal Shutdown

The RT5750A/B includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds a thermal shutdown threshold (TsD). Once the junction temperature cools down by a thermal shutdown hysteresis (Δ TsD), the IC will resume normal operation with a complete soft-start.

Note that the over temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary fail-safe and therefore should not be relied upon operationally. Continuous operation above specified absolute maximum operating junction temperature may impair device reliability permanently damage the device.



Negative Over-Current Limit (RT5750B)

The RT5750B is the part which is forced to PWM and allows negative current operation. In case of PWM operation, high negative current may be generated as an external power source which is tied to output terminal unexpectedly. As the risk described above, the internal circuit monitors negative current in each on-time interval of low-side MOSFET and compares it with NOC threshold. Once the negative current exceeds the NOC threshold, the low-side MOSFET is turned off immediately, and then the high-side MOSFET will be turned on to discharge the energy of output inductor. This behavior can keep the valley of negative current at NOC threshold to protect low-side MOSFET. However, the negative current can't be limited at NOC threshold anymore since minimum off-time is reached.



Absolute Maximum Ratings (Note 1)

•	Supply Input Voltage, VIN	-0.3V to 6.5V
•	Switch Voltage, SW	-0.3V to 6.5V
	< 50ns	-2.5V to 9V
•	Other Pins	-0.3V to 6.5V
•	Power Dissipation, P _D @ T _A = 25°C	
	TSOT-23-5	1.26W
	TSOT-23-6	1.35W
•	Lead Temperature (Soldering, 10 sec.)	260°C
•	Junction Temperature	150°C
•	Storage Temperature Range	−65°C to 150°C

ESD Ratings

ESD Susceptibility (Note 2)
HBM (Human Body Model) ------ 2kV

Recommended Operating Conditions (Note 3)

•	Supply Input Voltage	2.5V to 6V
•	Output Voltage	0.6V to V _{IN}
•	Junction Temperature Range	–40°C to 125°C

Thermal Information (Note 4 and Note 5)

	Thermal Parameter	TSOT-23-5	TSOT-23-6	Unit
θЈА	Junction-to-ambient thermal resistance (JEDEC standard)	230.6	197.6	°C/W
θJC(Top)	Junction-to-case (top) thermal resistance	21.8	18.9	°C/W
θ JC(Bottom)	Junction-to-case (bottom) thermal resistance	19.7	25	°C/W
θJA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	79.1	74	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	7.1	10.7	°C/W



Electrical Characteristics

($V_{IN} = 3.6V$, $T_A = 25$ °C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage			•			
VIN Supply Input Operating Voltage	VIN		2.5		6	V
Under-Voltage Lockout Threshold	Vuvlo	V _{IN} rising	2.15	2.3	2.47	>
Under-Voltage Lockout Threshold Hysteresis	ΔV_{UVLO}			300		mV
Shutdown Current	Ishdn	V _{EN} = 0V		0.3	1	μΑ
Quiescent Current (RT5750A)	lo.	V _{EN} = 2V, V _{FB} = 0.63V		25	35	^
Quiescent Current (RT5750B)	IQ	VEN = 2V, $VFB = 0.03V$		300		μΑ
Soft-Start			•			
Soft-Start Time	tss	10%V _{OUT} to 90%V _{OUT}		0.6		ms
Enable Voltage		T			1	•
Enable Voltage Threshold	V _{EN_H}	EN high-level input voltage	0.6	0.82	0.95	V
Enable Voltage Threshold	V _{EN_L}	EN low-level input voltage	0.5	0.76	0.9	v
Feedback Voltage and Discharge	Resistance	1	1	1	T	
Feedback Threshold Voltage	V _{FB}		591	600	609	mV
Feedback Input Current	I _{FB}	VFB = 0.6V, TA = 25°C	-0.1	0	0.1	μΑ
Internal MOSFET						
High-Side On-Resistance	R _{DS(ON)} _H			120		m()
Low-Side On-Resistance	RDS(ON)_L			80		mΩ
Current Limit						
High-Side Switch Current Limit	Ішм_н		1.85	2.65		
Low-Side Switch Valley Current Limit	ILIM_L		1.05	1.55	2.05	Α
Low-Side Switch Negative Valley Current Limit	I _{LIM_NL}			1.5		
Switching Frequency						
Switching Frequency	f _{SW}			1.5		MHz
On-Time Timer Control						
Minimum Off-Time	toff_min			80		ns
Hiccup-Mode Output Under-Volta	age Protection	on	•	•		
UVP Trip Threshold	V _{UVP}	Hiccup detect		50		%
Thermal Shutdown		1				
Thermal Shutdown Threshold	T _{SD}			150		°C
Thermal Shutdown Hysteresis	ΔT_{SD}			30		J




Parameter	Test Conditions	Min	Тур	Max	Unit	
Power Good						
Power Good High Threshold	VTH_PGLH	VFB rising, PGOOD goes high		90		%
Power Good High Hysteresis	ΔVTH_PGLH	V _{FB} falling, PGOOD goes low		5		%
Power Good Falling Delay Time				60		μS
Output Discharge Resistor						
Output Discharge Resistor				150		Ω

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precaution is recommended.
- **Note 3.** The device is not guaranteed to function outside its operating conditions.
- Note 4. θ_{JA} and θ_{JC} are measured or simulated at $T_A = 25^{\circ}C$ based on the JEDEC 51-7 standard.
- Note 5. $\theta_{JA(EVB)}$ and $\Psi_{JC(TOP)}$ are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

Copyright © 2020 Richtek Technology Corporation. All rights reserved.



Typical Application Circuit



*PG: TSOT-23-6 only.

Table 2. Suggested Component Values

V _{OUT} (V)	R _{FB1} (k Ω)	R_{FB2} ($k\Omega$)	L (μ H)	C _{FF} (pF)
3.3	45	10	1.5	
1.8	20	10	1.5	
1.5	15	10	1.5	
1.2	10	10	1.5	
1.05	7.5	10	1.5	
1	6.65	10	1.5	


Table 3. Recommended External Components


Component	Description	Vendor P/N
CIN	10μF, 6.3V, X5R, 0603	0603X106M6R3 (WALSIN) GRM188R60J106ME84 (MURATA)
*Соит	10μF, 6.3V, X5R, 0603	0603X106M6R3 (WALSIN) GRM188R60J106ME84 (MURATA)
L	1.5µH	DFE252010F-1R5 (MURATA) HMLQ25201B-1R5MSR (CYNTEC)


*Cout : Considering the effective capacitance de-rated with biased voltage level and size, the Cout component needs satisfy the effective capacitance at least $4\mu F$ for $V_{OUT} = 3.3V$ and $7\mu F$ for $V_{OUT} < 3.3V$ for stable and normal operation.





Typical Operating Characteristic


















Copyright © 2020 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.









































Copyright © 2020 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

































Application Information

The output stage of a synchronous buck converter is composed of an inductor and capacitor, which stores and delivers energy to the load, and forms a second-order low-pass filter to smooth out the switch node voltage to maintain a regulated output voltage.

Inductor Selection

The inductor selection trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (DCR).

A good compromise between size and loss is to choose the peak-to-peak ripple current equals to 20% to 50% of the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

Once an inductor value is chosen, the ripple current (ΔI_L) is calculated to determine the required peak inductor current.

$$\Delta I_L = \frac{V_{OUT} \times \left(V_{IN} - V_{OUT}\right)}{V_{IN} \times f_{SW} \times L} \text{ and } I_{L(PEAK)} = I_{OUT(MAX)} + \frac{\Delta I_L}{2}$$

IL(PEAK) should not exceed the minimum value of IC's upper current limit level. Besides, the current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

Considering the Typical Application Circuit for 1V output at 1A and an input voltage of 5V, using an inductor ripple of 0.35A (35% of the IC rated current),

the calculated inductance value is:

$$L = \frac{1 \times (5 - 1)}{5 \times 1.5 MHz \times 0.35A} = 1.52 \mu H$$

For the typical application, a standard inductance value of 1.5µH can be selected.

$$\Delta I_L = \frac{1 \times \left(5 - 1\right)}{5 \times 1.5 MHz \times 1.5 \mu H} = 0.36 A \ (36\% \ of the \ IC \ rated \ current)$$

and
$$I_{L(PEAK)} = 1A + \frac{0.36A}{2} = 1.18A$$

For the 1.5µH value, the inductor's saturation and thermal rating should exceed at least 1.18A. For more conservative, the rating for inductor saturation current must be equal to or greater than switch current limit of the device rather than the inductor peak current.

For EMI sensitive application, choosing shielding type inductor is preferred.

Input Capacitor Selection

Input capacitance, CIN, is needed to filter the pulsating current at the drain of the high-side power MOSFET. C_{IN} should be sized to do this without causing a large variation in input voltage. The waveform of CIN ripple voltage and ripple current are shown in Figure 5. The peak-to-peak voltage ripple on input capacitor can be estimated as equation below:

$$\Delta V_{CIN} = D \times I_{OUT} \times \left(\frac{1 - D}{C_{IN} \times f_{SW}}\right) + I_{OUT} \times ESR$$

Where

$$D = \frac{V_{OUT}}{V_{IN} \times \eta}$$

For ceramic capacitors, the equivalent series resistance (ESR) is very low, the ripple which is caused by ESR can be ignored, and the minimum input capacitance can be estimated as equation below:

$$C_{\text{IN_MIN}} = I_{\text{OUT_MAX}} \times \frac{D \big(1 - D \big)}{\Delta V_{\text{CIN_MAX}} \times f_{\text{SW}}}$$

Where ∆V_{CIN MAX} ≤100mV




Figure 5. C_{IN} Ripple Voltage and Ripple Current In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current of :

$$I_{RMS} \cong \ I_{OUT_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

It is commonly to use the worse $I_{RMS} \cong I_{OUT}/2$ at $V_{IN} = 2V_{OUT}$ for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for switching regulator applications due to its small, robust and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the RT5750A/B circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pins, with a low inductance connection to the GND of the IC. In addition to a larger bulk capacitor, a small ceramic capacitors of $0.1 \mu F$ should be placed close to the VIN and GND pin. This

capacitor should be 0402 or 0603 in size.

Output Capacitor Selection

The RT5750A/B are optimized for ceramic output capacitors and best performance will be obtained using them. The total output capacitance value is usually determined by the desired output voltage ripple level and transient response requirements for sag (undershoot on load apply) and soar (overshoot on load release).

Output Ripple

The output voltage ripple at the switching frequency is a function of the inductor current ripple going through the output capacitor's impedance. To derive the output voltage ripple, the output capacitor with capacitance, C_{OUT} , and its equivalent series resistance, R_{ESR} , must be taken into consideration. The output peak-to-peak ripple voltage V_{RIPPLE} , caused by the inductor current ripple ΔI_L , is characterized by two components, which are ESR ripple $V_{RIPPLE(ESR)}$ and capacitive ripple $V_{RIPPLE(C)}$, can be expressed as below:

$$\begin{aligned} & V_{RIPPLE} = V_{RIPPLE(ESR)} + V_{RIPPLE(C)} \\ & V_{RIPPLE(ESR)} = \Delta I_L \times R_{ESR} \\ & V_{RIPPLE(C)} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}} \end{aligned}$$

If ceramic capacitors are used as the output capacitors, both the components need to be considered due to the extremely low ESR and relatively small capacitance.

For the RT5750A/B's Typical Application Circuit for output voltage of 1V, and actual inductor current ripple (ΔI_L) of 0.36A, taking a 10 μ F ceramic capacitors of GRM188R60J106ME84 from Murata as example, the output ripple of the output capacitor is as below :

The ripple caused by the ESR of about $5m\Omega$ can be calculated as

$$V_{RIPPLE(ESR)} = 0.36A \times 5m\Omega = 1.8mV$$

Due to DC bias capacitance degrading, the effective capacitance at output voltage of 1V is about $8\mu\text{F}$

$$V_{RIPPLE(C)} = \frac{0.36A}{8 \times 8 \mu F \times 1.5 MHz} = 3.75 mV$$

 $V_{RIPPLE} = 1.8 mV + 3.75 mV = 5.55 mV$



Output Transient Undershoot and Overshoot

In addition to voltage ripple at the switching frequency, the output capacitor and its ESR also affect the voltage sag (undershoot) and soar (overshoot) when the load steps up and down abruptly. The ACOT[®] transient response is very quick and output transients are usually small. The following section shows how to calculate the worst-case voltage swings in response to very fast load steps.

The output voltage transient undershoot and overshoot each have two components: the voltage steps caused by the output capacitor's ESR, and the voltage sag and soar due to the finite output capacitance and the inductor current slew rate. Use the following formulas to check if the ESR is low enough (typically not a problem with ceramic capacitors) and the output capacitance is large enough to prevent excessive sag and soar on very fast load step edges, with the chosen inductor value.

The amplitude of the ESR step up or down is a function of the load step and the ESR of the output capacitor :

VESR STEP =
$$\Delta I_{OUT} \times R_{ESR}$$

The amplitude of the capacitive sag is a function of the load step, the output capacitor value, the inductor value, the input-to-output voltage differential, and the maximum duty cycle. The maximum duty cycle during a fast transient is a function of the on-time and the minimum off-time since the ACOT® control scheme will ramp the current using on-times spaced apart with minimum off-times, which is as fast as allowed. Calculate the approximate on-time (neglecting parasites) and maximum duty cycle for a given input and output voltage as:

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}} \text{ and } D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF_MIN}}$$

The actual on-time will be slightly longer as the IC compensates for voltage drops in the circuit, but we can neglect both of these since the on-time increase compensates for the voltage losses. Calculate the output voltage sag as:

$$V_{SAG} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times (V_{IN(MIN)} \times D_{MAX} - V_{OUT})}$$

The amplitude of the capacitive soar is a function of the

load step, the output capacitor value, the inductor value and the output voltage:

$$V_{SOAR} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times V_{OUT}}$$

Due to some modern digital loads can exhibit nearly instantaneous load changes, the amplitude of the ESR step up or down should be taken into consideration.

Output Voltage Setting

Set the desired output voltage using a resistive divider from the output to ground with the midpoint connected to FB, as shown in Figure 6. The output voltage is set according to the following equation:

$$V_{OUT} = 0.6V \times (1 + R_{FB1} / R_{FB2})$$




Figure 6. Output Voltage Setting

Place the FB resistors within 5mm of the FB pin. For output voltage accuracy, use divider resistors with 1% or better tolerance.

EN Pin for Start-Up and Shutdown Operation

For automatic start-up, the EN pin can be connected to the input supply V_{IN} directly. The large built-in hysteresis band makes the EN pin useful for simple delay and timing circuits. The EN pin can be externally connected to V_{IN} by adding a resistor R_{EN} and a capacitor C_{EN} , as shown in Figure 7, to have an additional delay. The time delay can be calculated with the EN's internal threshold, at which switching operation begins (typically 0.82V).

An external MOSFET can be added for the EN pin to be logic-controlled, as shown in Figure 8. In this case, a pull-up resistor, R_{EN}, is connected between VIN and the EN pin. The MOSFET Q1 will be under logic control to pull down the EN pin. To prevent the device being enabled when VIN is smaller than the VOUT target level or some other desired voltage level, a resistive divider (R_{EN1} and R_{EN2}) can be used to externally set



the input under-voltage lockout threshold, as shown in Figure 9.




Figure 7. Enable Timing Control




Figure 8. Logic Control for the EN Pin




Figure 9. Resistive Divider for Under-Voltage Lockout
Threshold Setting

Power-Good Output

The PGOOD pin is an open-drain power-good indication output and is to be connected to an external voltage source through a pull-up resistor.

The external voltage source can be an external voltage supply below 6V, V_{CC} or the output of the RT5750A/B if the output voltage is regulated under 6V. It is recommended to connect a $100k\Omega$ between external voltage source to PGOOD pin.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a TSOT-23-5 package, the thermal resistance, θ_{JA} , is 79.1°C/W on a high effective-thermal-conductivity four-layer test board. For a TSOT-23-6 package, the thermal resistance, θ_{JA} , is 74°C/W on a high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $T_A=25^{\circ}C$ can be calculated as below :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (79.1^{\circ}C/W) = 1.26W$ for a TSOT-23-5 package.

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (74^{\circ}C/W) = 1.35W$ for a TSOT-23-6 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 10 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 10. Derating Curve of Maximum Power Dissipation

Layout Considerations

Follow the PCB layout guidelines for optimal performance of the device.

RT5750A/B



- ▶ Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high current path comprising of input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible. This practice is essential for high efficiency.
- ▶ Place the input MLCC capacitors as close to the VIN and GND pins as possible. The major MLCC capacitors should be placed on the same layer as the RT5750A/B.
- ▶ SW node is with high frequency voltage swing and should be kept at small area. Keep analog components away from the SW node to prevent stray capacitive noise pickup.
- ► Connect feedback network behind the output capacitors. Place the feedback components next to the FB pin.
- ► For better thermal performance, to design a wide and thick plane for GND pin or to add a lot of vias to GND plane.

An example of PCB layout guide is shown from Figure 11.







Figure 11. Layout Guide

DS5750A/B-00 May 2020 www.richtek.com

23




Outline Dimension



Symbol	Dimensions	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
Α	0.700	1.000	0.028	0.039
A1	0.000	0.100	0.000	0.004
В	1.397	1.803	0.055	0.071
b	0.300	0.559	0.012	0.022
С	2.591	3.000	0.102	0.118
D	2.692	3.099	0.106	0.122
е	0.838	1.041	0.033	0.041
Н	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

TSOT-23-5 Surface Mount Package






Councile of	Dimensions	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.700	1.000	0.028	0.039	
A1	0.000	0.100	0.000	0.004	
В	1.397	1.803	0.055	0.071	
b	0.300	0.559	0.012	0.022	
С	2.591	3.000	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.838	1.041	0.033	0.041	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

TSOT-23-6 Surface Mount Package



Footprint Information



Dookogo	Number	Footprint Dimension (mm)						Toloropoo	
Package	of Pin	P1	P2	Α	В	С	D	М	Tolerance
TSOT-25/TSOT-25(FC)/SOT-25	5	0.95	1.90	3.60	1.60	1.00	0.70	2.60	±0.10