

Single Synchronous Buck Controller

General Description

The RT8204L PWM controller provides high efficiency, excellent transient response, and high DC output accuracy needed for stepping down high voltage batteries to generate low voltage CPU core, I/O, and chipset RAM supplies in notebook computers.

The constant-on-time PWM control scheme handles wide input/output voltage ratios with ease and provides 100ns "instant-on" response to load transients while maintaining a relatively constant switching frequency.

The RT8204L achieves high efficiency at a reduced cost by eliminating the current sense resistor found in traditional current mode PWMs. Efficiency is further enhanced by its ability to drive very large synchronous rectifier MOSFETs. The buck conversion allows this device to directly step down high voltage batteries for the highest possible efficiency. The RT8204L is intended for CPU core, chipset, DRAM, or other low voltage supplies as low as 0.75V. The RT8204L is available in a WQFN-16L 3x3 package.

A built in LDO controller can drive an external N-MOSFET to provide a second output voltage from PWM output or other power source. The RT8204L can provide adjustable voltage down to 0.75V and maximum output voltage is dependen on the selected MOSFET. The internal 0.75V reference voltage with $\pm 1.5\%$ accuracy provides tight regulation of the output voltage. Other features such as independent enable control, open drain power good indicator, under voltage protection, and soft start make the RT8204L a system friendly power management solution for various applications.

Features

- PWM Controller
 - **▶ Ultra High Efficiency**
 - ► Resistor Programmable Current Limit by Low Side R_{DS(ON)} Sense (Lossless Limit)
 - ▶ 4700ppm/°C R_{DS(ON)} Current Sensing
 - ▶ Quick Load Step Response within 100ns
 - ▶ 1% V_{FB} Accuracy Over Line and Load
 - ▶ Adjustable 0.75V to 3.3V Output Range
 - ▶ 4.5V to 26V Battery Input Range
 - ▶ Resistor Programmable Frequency
 - ▶ Integrated Bootstrap Switch
 - **▶** Over/Under Voltage Protection
 - ▶ Voltage Ramp Soft-Start
 - **▶ Power Good Indicator**
- LDO Controller
 - ▶ 1.5% accuracy Over Line and Load
 - Independent Enable and Power Good Indicator
- ▶ Drive N-MOSFETs within Rail to Rail Controller Voltage
- **▶ MLCC and POSCAP Stable**
- RoHS Compliant and Halogen Free

Applications

- Notebook Computers
- CPU Core Supply
- Chipset/RAM Supply as Low as 0.75V

Ordering Information

Package Type
QW: WQFN-16L 3x3 (W-Type)

Lead Plating System
G: Green (Halogen Free and Pb Free)
Z: ECO (Ecological Element with
Halogen Free and Pb free)

Note:


Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.



Marking Information


RT8204LGQW



J8=: Product Code

YMDNN: Data Code


RT8204LZQW




J8: Product Code YMDNN: Data Code

Pin Configurations







Typical Application Circuit





Function Block Diagram





LDO Controller



Functional Pin Description

| Pin No. | Pin Name | Pin Function |
|------------------|----------|--|
| 1 | VOUT | Output Voltage Sense Pin. Connect this pin to the output of the PWM converter. VOUT is an input of the PWM controller. |
| 2 | VDD | Analog Supply Voltage Input for Internal Analog Integrated Circuit. Bypass this pin to GND with a $1\mu F$ ceramic capacitor. |
| 3 | FB | Feedback Input of PWM Controller. Connect FB to a resistive voltage divider from VOUT to GND to adjust the output voltage from 0.75V to 3.3V. |
| 4 | PGOOD | Power Good Signal Open-Drain Output of PWM Controller. This pin will be pulled high when the output voltage is within the target range. |
| 5 | LPGOOD | Power Good Signal Open-Drain Output of the LDO Regulator. This pin will be pulled high when the output voltage is within the target range. |
| 6 | LFB | Feedback Input of LDO Regulator. This pin will be pulled high when the output voltage is within the target range. |
| 7 | LDRV | Drive Signal for LDO's Path MOSFET. |
| 8 | LGATE | Low Side N-MOSFET Gate-Drive Output for the PWM Controller. This pin swings between GND to VDDP. |
| 9 | VDDP | Gate Driver Supply for external MOSFETs. Bypass this pin to GND with a $1\mu\text{F}$ ceramic capacitor. |
| 10 | ос | PWM Current Limit Setting and Sense. Connect a resistor between OC to PHASE for current limit setting. |
| 11 | PHASE | Inductor Connection. This pin is not only the zero current sense input for the PWM converter, but also the UGATE high side gate driver return. |
| 12 | UGATE | High Side N-MOSFET Floating Gate-Driver Output for PWM Controller. This pin swings between PHASE and BOOT. |
| 13 | воот | Boost Capacitor Connection for PWM Controller. Connect an external ceramic capacitor from this pin to PHASE. |
| 14 | LEN | LDO Enable Input with Internal Pull Low Resistor. LDO is enabled if LEN voltage is greater than the Logic High voltage level and disabled if LEN voltage is less than the Logic Low voltage level. |
| 15 | EN/DEM | PWM Enable and Operation Mode Selection Input. Connect to VDD for diode emulation mode, connect GND for shutdown mode, and float the pin for CCM mode. |
| 16 | TON | On Time/Frequency Adjustment Pin. Connect this pin to VIN through a resistor. TON is an input of the PWM controller. |
| 17 (Exposed Pad) | GND | Analog Ground and Power Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation. |



Absolute Maximum Ratings (Note 1)

| Input Voltage, TON to GND | –0.3V to 32V |
|---|---------------|
| BOOT to PHASE | |
| UGATE to PHASE | |
| DC | –0.3V to 6V |
| < 20ns | |
| LGATE to GND | |
| DC | –0.3V to 6V |
| < 20ns | –2.5V to 7.5V |
| PHASE to GND | |
| DC | –0.3V to 32V |
| < 20ns | |
| • VDD, VDDP, VOUT, EN/DEM, LEN, LFB, FB, PGOOD, LPGOOD, LDRV to GND | –0.3V to 6V |

• Lead Temperature (Soldering, 10 sec.) ------ 260°C
• Junction Temperature ------ 150°C

• ESD Susceptibility (Note 3)

HBM (Human Body Mode) ------ 2kV

MM (Machine Mode) ------ 200V

Recommended Operating Conditions (Note 4)

Electrical Characteristics

(V_{DD} = V_{DDP} = 5V, V_{IN} = 15V, V_{EN/DEM} = V_{DD}, R_{TON} = 1MΩ, T_A = 25°C, unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Unit |
|-----------------------|-------------------|--|-------|-------|-------|------|
| PWM Controller | 1 - | | | , , , | | |
| Quiescent Current | IQ | $V_{DD} + V_{DDP}$, $V_{FB} = 0.8V$, forced above the regulation point | | | 1250 | μА |
| TON Operating Current | | | | 15 | | μА |
| | | V _{DD} + V _{DDP} | | 1 | 10 | |
| Shutdown Current | I _{SHDN} | TON | | 1 | 5 | μΑ |
| | | V _{EN/DEM} = 0V | -10 | -1 | | |
| FB Reference Voltage | V _{FB} | V _{DD} = 4.5V to 5.5V | 0.742 | 0.75 | 0.758 | V |

To be continued



| Parameter | | Symbol | Test Conditions | Min | Тур | Max | Unit |
|---|-------------------------------------|----------------------|---|------|------|-----|--------|
| FB Input Bias Current | | | V _{FB} = 0.75V | -1 | 0.1 | 1 | μΑ |
| Output Voltage Range | | V _{OUT} | | 0.75 | | 3.3 | V |
| On-Time | | | $V_{IN} = 15V, V_{OUT} = 1.25V,$ $R_{TON} = 1M\Omega$ | 267 | 334 | 401 | ns |
| Minimum Off-Time | | | | 250 | 400 | 550 | ns |
| VOUT Shutdown Dis Resistance | scharge | | EN/DEM = GND | | 20 | | Ω |
| Current Sensing | | | | | | | |
| Current Limit Source | e Current | | LGATE = High | 18 | 20 | 22 | μΑ |
| Current Limiter Tem Coefficient | perature | TC _{ICS} | On the basis of 25°C | | 4700 | | ppm/°C |
| Current Comparator Voltage | Offset | | GND to OC | -10 | | 10 | mV |
| Zero Crossing Thres Voltage | shold | | PHASE to GND, V _{EN/DEM} = 5V | -10 | | 5 | mV |
| Fault Protection | | | | | | | |
| Current Limit Sense | Voltage | | GND – PHASE, R_{ILIM} = 10kΩ | 170 | 200 | 230 | mV |
| Output Under Voltag | je Threshold | V _{UVP} | | 60 | 70 | 80 | % |
| Over Voltage Protection Threshold | | V _{OVP} | With respect to error comparator threshold | 110 | 115 | 120 | % |
| Over Voltage Fault Delay | | | FB forced above OV threshold | | 20 | I | μS |
| Threshold | Under Voltage Lockout Threshold | | Falling edge, PWM disabled below this level | 3.7 | 3.9 | 4.1 | V |
| Under Voltage Locko Hysteresis | Under Voltage Lockout Hysteresis | | | | 150 | | mV |
| Soft-Start Ramp Tim | Soft-Start Ramp Time | | From EN high to internal V _{REF} reaches 0.71V (0→95%) | | 1.5 | | ms |
| Under Voltage Blank | k Time | | From EN signal going high | | 4.5 | | ms |
| Thermal Shutdown | | T _{SD_PWM} | | | 155 | | °C |
| Thermal Shutdown I | Hysteresis | ΔT _{SD_PWM} | | | 10 | | °C |
| Driver On-Resistan | ice | | | | | | |
| UGATE Driver Source | ce | RUGATEsr | BOOT to PHASE forced to 5V | | 2 | | Ω |
| UGATE Driver Sink | | R _{UGATEsk} | BOOT to PHASE forced to 5V | | 1.5 | | Ω |
| LGATE Driver Source | | R _{LGATEsr} | LGATE, High State | | 1.5 | | Ω |
| LGATE Driver Sink | | R _{LGATEsk} | LGATE, Low State | | 0.7 | | Ω |
| Dead Time | | | LGATE Rising (V _{PHASE} = 1.5V) | | 30 | | ns |
| | | | UGATE Rising | | 30 | | |
| Internal BOOT Charging Switch On Resistance | | | VDDP to BOOT, 10mA | | | 90 | Ω |
| Logic I/O | T | Ι | | | | | |
| EN/DEM Input | Logic-Low | V _{IL} | EN/DEM Low | | | 8.0 | ., |
| Threshold Voltage | Logic-High | V _{IH} | EN/DEM High EN/DEM Float | 2.9 | 2 | | V |
| <u> </u> | | | LIV/DEIVI FIUAL | | | | |


To be continued





| Paramo | eter | Symbol | Test Conditions | Min | Тур | Max | Unit |
|--|-------------|-----------------------|---|-------|------|-------|------|
| Logic Input Current | | | EN/DEM = VDD | | 1 | 10 | ^ |
| | | | EN/DEM = 0 | -10 | 1 | | μΑ |
| PGOOD (upper | side thresh | old decide b | y OV threshold) | | | | |
| Trip Threshold (| falling) | | Measured at FB, with respect to reference, no load. Hysteresis = 3% | | 90 | 93 | % |
| Fault Propagation | on Delay | | Falling edge, FB forced below PGOOD trip threshold | | 2.5 | | μS |
| Output Low Volt | age | | I _{SINK} = 1mA | | | 0.4 | ٧ |
| Leakage Curren | t | | High state, forced to 5V | | | 1 | μΑ |
| LDO Controller | • | | | | | | |
| Quiescent Curre | ent | I _{Q_LDO} | PWM Off, LDO On, I _{LOAD} = 0A | | | 400 | μΑ |
| LEN Threshold | Logic-High | V _{IH_LDO} | | 1.2 | | | V |
| Voltage | Logic-Low | V _{IL_LDO} | | | | 0.8 | V |
| LEN Input Current | | I _{IN_LEN} | V _{LEN} = 5V, (internal pull low) | | | 10 | μΑ |
| LFB Reference | Voltage | V _{REF_LFB} | | 0.739 | 0.75 | 0.761 | V |
| LFB Input Curre | nt | I _{IN_LFB} | | -1 | | 1 | μΑ |
| LDDV Output Co | urrant | 1. | Sourcing, LFB = 0.72 | 1.4 | 2 | | m A |
| LDRV Output Current | | I _{OUT_LDRV} | Sinking, LFB = 0.78 | 1.4 | 2 | | mA |
| Soft-Start Time | | | V _{LFB} = 0.75V | | 2 | | ms |
| Output Under Voltage Protection Threshold | | | Measured at LFB pin | 40 | 50 | 60 | % |
| LDO Under Voltage Blanking Time | | | | | 4 | | ms |
| Power Good Threshold (falling) | | | Measured at LFB pin | 87 | 90 | 93 | % |
| LDO Power Good Propagation Delay | | | Falling edge, LFB forced below LPGOOD trip threshold | | 2.5 | | μS |
| LPGOOD Low Voltage | | | I _{SINK} = 1mA | | | 0.4 | ٧ |
| Leakage Current | | | High state, forced to 5V | | | 1 | μΑ |
| Thermal shutdown | | T _{SD_LDO} | Hysteresis = 10°C | | 155 | | °C |
| Thermal shutdown Hysteresis | | ΔT _{SD_LDO} | | | 10 | | °C |


- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2. θ_{JA} is measured in natural convection at $T_A = 25^{\circ}C$ on a high-effective thermal conductivity four- layer test board of JEDEC 51-7 thermal measurement standard. The measurement case position of θ_{JC} is on the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.


Typical Operating Characteristics





































DS8204L-04 April 2011 www.richtek.com


9



















Applications Information

The RT8204L PWM controller provides the high efficiency, excellent transient response, and high DC output accuracy needed for stepping down high voltage batteries to generate low voltage CPU core, I/O, and chipset RAM supplies in notebook computers. RichTek's Mach ResponseTM technology is specifically designed for providing 100ns "instant-on" response to load steps while maintaining a relatively constant operating frequency and inductor operating point over a wide range of input voltages. The topology circumvents the poor load transient timing problems of fixed frequency current mode PWMs while also avoiding the problems caused by widely varying switching frequencies in conventional constant-on-time and constant- off-time PWM schemes. The DRVTM mode PWM modulator is specifically designed to have better noise immunity for such a single output application.

PWM Operation

The Mach ResponseTM DRVTM mode controller relies on the output filter capacitor's effective series resistance (ESR) to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. Referring to the function diagrams of the RT8204L, the synchronous high side MOSFET is turned on at the beginning of each cycle. After the internal one shot timer expires, the MOSFET is turned off. The pulse width of this one shot is determined by the converter's input and output voltages to keep the frequency fairly constant over the input voltage range. Another one-shot sets a minimum off-time (400ns typ.).

On-Time Control (TON)

The on-time one-shot comparator has two inputs. One input looks at the output voltage, while the other input samples the input voltage and converts it to a current. This input voltage proportional current is used to charge an internal on-time capacitor. The on-time is the time required for the voltage on this capacitor to charge from zero volts to V_{OUT} , thereby making the on-time of the high side switch directly proportional to the output voltage and inversely proportional to the input voltage. The implementation results in a nearly constant switching frequency without the need of a clock generator.

$$t_{ON} = \frac{3.85p \times R_{TON} \times V_{OUT}}{(V_{IN} - 0.5)}$$

And then the switching frequency is:

Frequency =
$$\frac{V_{OUT}}{(V_{IN} \times t_{ON})}$$

 R_{TON} is a resistor connected from the input supply (V_{IN}) to the TON pin.

Mode Selection (EN/DEM) Operation

The EN/DEM pin enables the supply. When EN/DEM is tied to VDD, the controller is enabled and operates in diode-emulation mode. When the EN/DEM pin is floating, the RT8204L will operate in forced-CCM mode.

Diode-Emulation Mode (EN/DEM = High)

In diode-emulation mode, the RT8204L automatically reduces switching frequency at light load conditions to maintain high efficiency. This reduction of frequency is achieved smoothly and without increasing VOUT ripple or load regulation. As the output current decreases from heavy-load condition, the inductor current is also reduced, and eventually comes to the point when its valley touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. By emulating the behavior of diodes, the low side MOSFET allows only partial negative current when the inductor freewheeling current becomes negative. As the load current is further decreased, it takes longer and longer to discharge the output capacitor to the level that requires the next "ON" cycle. The on-time is kept the same as that in the heavy-load condition. In reverse, when the output current increases from light load to heavy load, the switching frequency increases to the preset value as the inductor current reaches the continuous condition. The transition load point to the light load operation can be calculated as follows (Figure 1):

$$I_{LOAD} \approx \frac{(V_{IN} - V_{OUT})}{2L} \times t_{ON}$$

where t_{ON} is the On-time.




Figure 1. Boundary Condition of CCM/DEM

The switching waveforms may appear noisy and asynchronous when light loading causes diode-emulation operation, however, this is a normal operating condition that results in high light load efficiency. Trade-offs in DEM noise vs. light load efficiency are made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. The disadvantages for using higher inductor values include larger physical size and degraded load-transient response (especially at low input voltage levels).

Forced-CCM Mode (EN/DEM = floating)

The low noise, forced-CCM mode (EN/DEM = floating) disables the zero crossing comparator, which controls the low side switch on-time. This causes the low side gate-drive waveform to become the complement of the high-side gate-drive waveform. This in turn causes the inductor current to reverse at light loads as the PWM loop to maintain a duty ratio $V_{\text{OUT}}/V_{\text{IN}}$. The benefit of forced-CCM mode is to keep the switching frequency fairly constant, but it comes at a cost. The no-load battery current can be as high as 10mA to 40mA, depending on the external MOSFETs.

Current Limit Setting (OCP)

The RT8204L has a cycle-by-cycle current limiting control. The current limit circuit employs a unique "valley" current sensing algorithm. If the magnitude of the current-sense signal at OC is above the current-limit threshold, the PWM is not allowed to initiate a new cycle (Figure 2).




Figure 2. Valley Current Limit

Current sensing of the RT8204L can be accomplished in two ways. Users can either use a current-sense resistor or the on-state of the low side MOSFET ($R_{DS(ON)}$). For resistor sensing, a sense resistor is placed between the source of low side MOSFET and PGND (Figure 3(a)). $R_{DS(ON)}$ sensing is more efficient and less expensive (Figure 3(b)). However, there is a compromise between current limit accuracy and sense resistor power dissipation.




Figure 3. Current Sense Methods

In both cases, the R_{ILIM} resistor between the OC pin and PHASE pin sets the over current threshold. This resistor R_{ILIM} is connected to a $20\mu A$ current source within the RT8204L which is turned on when the low side MOSFET turns on. When the voltage drop across the sense resistor or low side MOSFET equals the voltage across the R_{ILIM} resistor, positive current limit will activate. The high side

www.richtek.com DS8204L-04 April 2011

MOSFET will not be turned on until the voltage drop across the sense element (resistor or MOSFET) falls below the voltage across the R_{ILIM} resistor.

Choose a current limit resistor by the following equation:

$$R_{ILIM} = \frac{I_{LIMIT} \times R_{SENSE}}{20\mu A}$$

Carefully observe the PC board layout guidelines to ensure that noise and DC errors do not corrupt the current sense signal seen by OC and PGND. Mount the IC close to the low-side MOSFET and sense resistor with short, direct traces, making a Kelvin sense connection to the sense resistor.

MOSFET Gate Driver (UGATE, LGATE)

The high side driver is designed to drive high current, low $R_{DS(ON)}N$ -MOSFET(s). When configured as a floating driver, 5V bias voltage is delivered from VDDP supply. The average drive current is proportional to the gate charge at V_{GS} = 5V times the switching frequency. The instantaneous drive current is supplied by the flying capacitor between BOOT and PHASE pins.

A dead time to prevent shoot through is internally generated between high side MOSFET off to low side MOSFET on, and low side MOSFET off to high side MOSFET on.

The low side driver is designed to drive high current, low $R_{DS(ON)}$ N-MOSFET(s). The internal pull down transistor that drives LGATE low is robust, with a 0.6Ω typical on resistance. A 5V bias voltage is delivered form VDDP supply. The instantaneous drive current is supplied by the flying capacitor between VDDP and PGND.

For high current applications, some combinations of high and low side MOSFETs might be encountered that will cause excessive gate-drain coupling, which can lead to efficiency-killing, EMI producing shoot through currents. This is often remedied by adding a resistor in series with BOOT, which increases the turn-on time of the high side MOSFET without degrading the turn-off time (Figure 4).




Figure 4. Reducing the UGATE Rise Time

Power Good Output (PGOOD)

The power good output is an open-drain output and requires a pull up resistor. When the output voltage is 15% above or 10% below its set voltage, PGOOD gets pulled low. It is held low until the output voltage returns to within these tolerances once more. In soft start, PGOOD is actively held low and is allowed to transition high until soft start is over and the output reaches 93% of its set voltage. There is a 2.5 μ s delay built into PGOOD circuitry to prevent false transition.

POR, UVLO and Soft-Start

Power on reset (POR) occurs when V_{DD} rises above to approximately 4.1V. The RT8204L will reset the fault latch and prepare the PWM for operation. At below 3.7V (min), the VDD under voltage lockout (UVLO) circuitry inhibits switching by keeping UGATE and LGATE low.

A built in soft-start is used to prevent surge current from power supply input after EN/DEM is enabled. It clamps the ramping of internal reference voltage which is compared with the FB signal. The typical soft-start duration is 1.5ms.

Output Over Voltage Protection (OVP)

The output voltage can be continuously monitored for over voltage protection. When the output voltage exceeds 15% of its set voltage threshold, over voltage protection is triggered and the low side MOSFET is latched on. This activates the low side MOSFET to discharge the output capacitor.

The RT8204L is latched once OVP is triggered and can only be released by VDD or EN/DEM power-on reset. There is a $20\mu s$ delay built into the over voltage protection circuit to prevent false transitions.

Output Under Voltage Protection (UVP)

The output voltage can be continuously monitored for under voltage protection. When the output voltage is less than 70% of its set voltage threshold, under voltage protection is triggered and then both UGATE and LGATE gate drivers are forced low. In order to remove the residual charge on the output capacitor during the under voltage period, if PHASE is greater than 1V, the LGATE is forced high until PHASE is lower than 1V. There is 2.5µs delay built into the under voltage protection circuit to prevent false transitions. During soft-start, the UVP will be blanked around 4.5ms.

Output Voltage Setting (FB)

The output voltage can be adjusted from 0.75V to 3.3V by setting the feedback resistors R7 and R8 (Figure 5). Choose R8 to be approximately $10k\Omega$, and solve for R7 using the equation :

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R7}{R8}\right)$$

where V_{FB} is 0.75V.




Figure 5. Setting The Output Voltage

Output Inductor Selection

The switching frequency (on-time) and operating point (% ripple or LIR) determine the inductor value as follows:

$$L = \frac{t_{ON} \times (V_{IN} - V_{OUT})}{LIR \times I_{LOAD(MAX)}}$$

Find a low pass inductor having the lowest possible DC resistance that fits in the allowed dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200 kHz. The core must be large enough not to saturate at the peak inductor current (I_{PEAK}):

$$I_{PEAK} = I_{LOAD(MAX)} + \left(\frac{LIR}{2} \times I_{LOAD(MAX)}\right)$$

Output Capacitor Selection

The output filter capacitor must have ESR low enough to meet output ripple and load transient requirement, yet have high enough ESR to satisfy stability requirements. Also, the capacitance value must be high enough to absorb the inductor energy going from a full load to no load condition without tripping the OVP circuit.

For CPU core voltage converters and other applications where the output is subject to violent load transient, the output capacitor's size depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$\mathsf{ESR} \ \leq \ \frac{V_{P \ - \ P}}{I_{LOAD(MAX)}}$$

In non-CPU applications, the output capacitor's size depends on how much ESR is needed to maintain at an acceptable level of output voltage ripple:

$$\mathsf{ESR} \ \leq \ \frac{V_{P \ - \ P}}{\mathsf{LIR} \ x \ \mathsf{I}_{\mathsf{LOAD}(\mathsf{MAX})}}$$

Organic semiconductor capacitor(s) or special polymer capacitor(s) are recommended.

Output Capacitor Stability

Stability is determined by the value of the ESR zero relative to the switching frequency. The point of instability is given by the following equation:

$$f = \frac{1}{2 x \pi x ESR x C_{OUT}} < \frac{f_{SW}}{4}$$

Do not put high value ceramic capacitors directly across the outputs without taking precautions to ensure stability. Large ceramic capacitors can have a high-ESR zero frequency and cause erratic and unstable operation. However, it is easy to add sufficient series resistance by placing the capacitors a couple of inches downstream from the inductor and connecting VOUT or the FB divider close to the inductor.

There are two related but distinct ways, double pulsing and feedback loop instability to identify the unstable operation.

Double pulsing occurs due to noise on the output or because the ESR is too low such that there is not enough voltage ramp in the output voltage signal. This "fools" the error comparator into triggering a new cycle immediately after the 400ns minimum off-time period has expired. Double pulsing is more annoying than harmful, resulting in nothing worse than increased output ripple. However, it may indicate the possible presence of loop instability, which is caused by insufficient ESR.

Loop instability can result in oscillation at the output after line or load perturbations and trip the over voltage protection latch or cause the output voltage to fall below the tolerance limit.

The easiest method for stability checking is to apply a very zero-to-max load transient and carefully observe the output-voltage-ripple envelope for overshoot and ringing. It helps to simultaneously monitor the inductor current with an AC probe. Do not allow more than one ringing cycle after the initial step response under shoot or over shoot.

LDO Normal Operation

The RT8204L LDO controls an N-MOSFET to produce a tightly regulated output voltage from higher supply voltage. It takes 5V power supply for controller and draws maximally $400\mu A$ while operating.

The feedback voltage is regulated to compare with the internal 0.75V reference voltage. To set the output voltage, feedback the conjunction of a resistive voltage divider from output node to ground for the LFB pin.

Depending upon the input voltage used for the device, the LDRV pin can pull up near to VDD. Thus, the device can be used to regulate a large range of output voltage by careful selection of the external MOSFETs.

The RT8204L LDO includes an active high enable control (LEN pin) used to turn on RT8204L LDO. If this pin is pulled low, the LDRV pin is pulled low, turning off the N-MOSFET. If this pin is pulled higher than 1.2V, the LDRV pin is enabled.

The RT8204L LDO contains a power good output pin (LPGOOD pin), which is an open drain output that pulled low if the output is below the power good threshold (typically 90% of the programmed output voltage, or 93% at start up). The power good detection is active if the RT8204L LDO is enabled.

Also included is an under voltage protection circuit that monitors the output voltage. If the output voltage drops below 50% (typical) of nominal, as would occur during over current or short condition, the RT8204L LDO will pull the LDRV pin low and latch off. The RT8204L LDO is latched once UVP is triggered and can only be relieved by VDD or LEN power on reset.

LDO Driver and Stability Design

The drive output (LDRV pin) is sink/source capable. The sink current is typically 2mA, while the source current is typically 2mA in normal operation.

The drive output is also used for stabilizing the loop of the system using different types of output capacitors. The components listed in the table below are used.

Table 1. LDO Configuration and Compensation

| LDO Con | figuration | Compensator | | | |
|---------|------------|-------------|------|------|--|
| Input | Output | C9 | C10 | R9 | |
| Voltage | Voltage | Ca | 0 | Ľθ | |
| 1.25V | 1.05V | 33nF | 39pF | 82Ω | |
| 1.5V | 1.05V | 33nF | 47pF | 43Ω | |
| 1.5V | 1.25V | 33nF | 47pF | 30Ω | |
| 1.8V | 1.5V | 33nF | 39pF | 100Ω | |

Note : test condition is output capacitor $220\mu F$ (ESR : 9 to $25m\Omega)$ or $100\mu F$ (ESR : 9 to $15m\Omega)$ +MLCC $10\mu F$ output current is from 0.1A to 5A

LDO Output Voltage Protection(UVP)

The RT8204L LDO has output under voltage protection that monitors at the output to check if RT8204L :


- (a) LDO output voltage is less than 50% (typical) of its nominal value and
- (b) V_{LDRV} is within 900mV (typical) of its maximum.

This provides inherent immunity to under voltage shut down at start up since V_{LDRV} has a slow rate of rising at this moment. If both of these criteria are met, the output is shut down by means of pulling V_{LDRV} to ground immediately.



If the VDDP input is supplied prior to the LDO_VIN, it could accidentally meet the UVP fault protection. To avoid entering UVP latch off, use the enable control (LEN pin)

to turn the system on after all power supplies are ready. Refer to the power sequencing example below (Figure 6).



RT8204L Supply Comes Up Before MOSFET Drain Supply




Figure 6. Power Supply Sequencing

LDO Output Voltage Setting

The LFB pin connects directly to the inverting input of the error amplifier, and the output voltage is set using external resistors R11 and R12 (Figure 7). The following equation is for adjusting the output voltage:

$$V_{OUT} = V_{LFB} x \left(1 + \frac{R11}{R12}\right)$$

where V_{LFB} is 0.75V (typ.).

LDO Output Capacitor Selection

Low ESR capacitors such as Sanyo POSCAPs or Panasonic SP-caps are recommended for bulk capacitance, and ceramic bypass capacitors are recommended for decoupling high frequency transients.

LDO Input Capacitor Selection

Low ESR capacitors such as Sanyo POSCAPs or Panasonic SP-caps are recommended for the input capacitors to provide better load transient response. If the LDO input is connected from the output of buck converter (V_{OUT1}) , a $0.1\mu F$ ceramic capacitor will be sufficient.




Figure 7. LDO Output Voltage Setting

LDO MOSFET Selection

Low threshold N-MOSFETs are required. For the device to work under all operating conditions, a maximum $R_{DS(ON)}$ must be met to ensure that the output will not go into dropout :

$$R_{DS(ON)(MAX)} = \frac{V_{IN(MIN)} - V_{OUT(MAX)}}{I_{OUT(PEAK)}} \quad (\Omega)$$

Note that $R_{DS(ON)}$ must be met for operating temperature range at the minimum V_{GS} condition.

Power consumptions of the N-MOSFETs should be taken into consideration for the selection of various package types.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, $T_{_{A}}$ is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications of the RT8204L, the maximum junction temperature is 125°C and T_A is the ambient temperature. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WQFN-16L 3x3 packages, the thermal resistance, θ_{JA} , is 68°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by the following formula :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (68^{\circ}C/W) = 1.471W$ for WQFN-16L 3x3 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . For the RT8204L package, the derating curve in Figure 8 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 8. Derating Curve for the RT8204L Package

Layout Consideration

Layout is very important in high frequency switching converter design. If designed improperly, the PCB could radiate excessive noise and contribute to converter instability. Certain points must be considered before starting a layout for the RT8204L.

- \blacktriangleright Connect RC low-pass filter from VDDP to VDD, $1\mu F$ and 20Ω are recommended. Place the filter capacitor close to the IC.
- Keep current limit setting network as close as possible to the IC. Routing of the network should avoid coupling to high-voltage switching node.
- Connections from the drivers to the respective gate of the high side or low side MOSFET should be as short as possible to reduce stray inductance.
- All sensitive analog traces and components such as VOUT, FB, GND, EN/DEM, PGOOD, OC, VDD, and TON should be placed away from high voltage switching nodes such as PHASE, LGATE, UGATE, or BOOT nodes to avoid coupling. Use internal layer(s) as ground plane(s) and shield the feedback trace from power traces and components.
- Current sense connections must always be made using Kelvin connections to ensure an accurate signal, with the current limit resistor located at the device.
- Power sections should connect directly to ground plane(s) using multiple vias as required for current handling (including the chip power ground connections). Power components should be placed to minimize loops and reduce losses.