

## USB Type-C Analog Audio and USB Switch

### General Description

The RT8980H is a USB Type-C audio interface switch IC which supports analog audio headsets for mobile devices.

The RT8980H provides a general USB Type-C port to pass USB2.0 data signal (DP, DN), sideband use signal, analog audio R L signal, and analog microphone signal.

The RT8980H also supports high voltage protection for USB port and SBU port on USB Type-C receptacle side.

### Ordering Information

RT8980H □  
 □ Package Type  
 WSC : WL-CSP-25B 2.21x2.25 (BSC)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


### Features

- Power Supply :  $V_{CC} = 2.7V$  to  $5.5V$
- High Absolute Maximum Ratings, 24V of SBU1/2 and GSBU1/2. 20V of DPR/DNL
- USB High Speed (480Mbps) Switch  $R_{ON}$  of  $3\Omega$  Typical
- Audio Switch  $R_{ON}$  of  $1\Omega$  Typical
- Negative Rail Capability :  $-3V$  to  $3V$
- THD + N =  $-110dB$ ;  $1V_{RMS}$ ,  $f = 20Hz$  to  $20kHz$ ,  $32\Omega$  Load
- OMTP and CTIA Pinout Support
- Support Audio Sense GND Path


### Applications

- Mobile Phones
- Tablets
- Notebooks/PCs
- USB-C Media Players

## Simplified Application Circuit




## Marking Information



28 : Product Code  
YMDNN : Date Code

## Pin Configuration

(TOP VIEW)




WL-CSP-25B 2.21x2.25 (BSC)

## Functional Pin Description

Pin No.	Pin Name	Pin Function
A1	SBU1_H	Host side sideband uses wire 1.
A2	SBU2	Sideband use wire 2.
A3	SBU1	Sideband use wire 1.
A4	ENN	Chip enable. Active low, internal pull-down by 470kΩ.
A5	VCC	Power supply. (2.7 to 5.5V)
B1	SBU2_H	Host side sideband uses wire 2.
B2, B3	AGND	Audio signal ground.
B4	ADDR	I <sup>2</sup> C slave address pin.
B5	GND	Chip ground.
C1	MIC	Microphone signal.
C2	DET	Push-pull output. When CC_IN > 1.5V, DET is low and CC_IN < 1.2V, DET is high.
C3	INT	I <sup>2</sup> C Interrupt output, active low. (open drain) Manual mode input.
C4	L	Audio – left channel.
C5	R	Audio – right channel.
D1	GSBU1	Audio sense path 1 to headset jack GND.
D2	CC_IN	Audio accessory attachment detection input.
D3	SCL	I <sup>2</sup> C interface serial clock input. An external pull-up resistor is required.
D4	DNL	USB/Audio common connector.
D5	DPR	USB/Audio common connector.
E1	GSBU2	Audio sense path 2 to headset jack GND.
E2	SENSE	Audio ground reference output.
E3	SDA	I <sup>2</sup> C interface serial data input/output. Open-drain. An external pull-up resistor is required.
E4	DN	USB data. (Differential -)

Pin No.	Pin Name	Pin Function
E5	DP	USB data. (Differential +)

**Functional Block Diagram**



## Absolute Maximum Ratings (Note 1)

• CC_IN/SBU1/SBU2/GSBU1/GSBU2	-----	-0.5V to 24V
• DPR/DNL	-----	-3.6V to 20V
• R/L	-----	-3.6V to 6.5V
• VCC/DP/DN/MIC/SENSE/SBU1_H/SBU2_H/DET/INT	-----	-0.5V to 6.5V
• SCL/SDA/ENN/ADDR	-----	-0.5V to 6.5V
• Switch I/O Current, (Audio Path)	-----	-250mA to 250mA
• Switch I/O Current, (USB Path)	-----	100mA
• Switch I/O Current, (MIC to SBUx/SBUx_H to SBUx)	-----	50mA
• Switch I/O Current, (SENSE to GSBUx)	-----	100mA
• Switch I/O Current, (AGND to SBUx)	-----	500mA
• Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> = 25°C		
WL-CSP-25B 2.21x2.25 (BSC)	-----	4.04W
• Package Thermal Resistance (Note 2)		
WL-CSP-25B 2.21x2.25 (BSC), θ <sub>JA</sub>	-----	30.9°C/W
• Lead Temperature (Soldering, 10 sec.)	-----	260°C
• Junction Temperature	-----	150°C
• Storage Temperature Range	-----	-65°C to 150°C
• ESD Susceptibility (Note 3)		
HBM (Human Body Model)		
▶ Connector Side : SBU1, SBU2, DPR, DNL, GSBU1, GSBU2, CC_IN (Pin to GND)	-----	±4kV
▶ Power Pins : VCC (Pin to GND)	-----	±2kV
▶ Host Side Pins : The Rest Pins	-----	±2kV

## Recommended Operating Conditions (Note 4)

• Supply Input Voltage, VDD	-----	2.7V to 5.5V
• USB Switch	-----	0V to 3.6V
• AUDIO Switch	-----	-3.6V to 3.6V
• MIC Switch	-----	0V to 3.6V
• SENSE Switch	-----	0V to 3.6V
• SBU TO SBUx_H Switch	-----	0V to 3.6V
• CC_IN Pin	-----	0V to 5.5V
• Input Voltage High of Control Voltage (ENN/ADDR/SDA/SCL/INT)	-----	1.3V to V <sub>CC</sub>
• Input Voltage Low of Control Voltage (ENN/ADDR/SDA/SCL/INT)	-----	0V to 0.5V
• Ambient Temperature Range	-----	-40°C to 85°C
• Junction Temperature Range	-----	-40°C to 150°C

**Electrical Characteristics**

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>CC</sub> (Typ.) = 3.3V, T<sub>A</sub> = -40°C to 85°C and T<sub>A</sub> (Typ.) = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Supply Current	I <sub>CC</sub>	USB switches on, SBU <sub>x</sub> to SBU <sub>x</sub> _H switches on V <sub>CC</sub> : 2.7V to 5.5V	--	--	100	μA
		Audio switches on, MIC switch on and Audio GND switch on V <sub>CC</sub> : 2.7V to 5.5V	--	--	120	μA
Quiescent Current	I <sub>CCZ</sub>	ENN = L, 04H'b7 = 0 V <sub>CC</sub> : 2.7V to 5.5V	--	--	7	μA
<b>USB/AUDIO Common Pins : DPR, DNL</b>						
Off Leakage Current of DPR and DNL	I <sub>OZ</sub>	DNL, DPR = -3V to 3.6V V <sub>CC</sub> : 2.7V to 5.5V	-3	--	3	μA
Power-Off Leakage Current of DPR and DNL	I <sub>OFF</sub>	DNL, DPR = 0V to 3.6V, Power off	-3	--	3	μA
Input OVP Lockout on DPR/DNL	V <sub>OV_TRIP</sub>	Rising edge V <sub>CC</sub> : 2.7V to 5.5V	4.5	5	5.3	V
Input OVP Hysteresis of DPR/DNL	V <sub>OV_HYS</sub>	V <sub>CC</sub> : 2.7V to 5.5V	--	0.3	0.55	V
<b>AUDIO Switch</b>						
On Leakage Current of Audio Switch	I <sub>ON</sub>	DNL, DPR = -3V to 3V, DP, DN, R, L = Float V <sub>CC</sub> : 2.7V to 5.5V	-2.5	--	2.5	μA
Power-Off Leakage Current of L and R	I <sub>OFF</sub>	L, R = 0V to 3V; DPR, DNL = Float Power off	-1	--	1	μA
AUD Switch On-Resistance	R <sub>ON</sub>	ISW = 100mA, VSW = -3V to 3V V <sub>CC</sub> : 2.7V to 5.5V	--	1	2	Ω
Pull-Down Resistor on R/L Pin when Audio Switch is Off	R <sub>SHUNT</sub>	L = R = 3V V <sub>CC</sub> : 2.7V to 5.5V	6	10	14	kΩ
<b>USB Switch</b>						
On Leakage Current of USB Switch	I <sub>ON</sub>	DNL, DPR = 0V to 3.6V; DP, DN, R, L = Float V <sub>CC</sub> : 2.7V to 5.5V	-3	--	3	μA
Off Leakage Current of DP and DN	I <sub>OZ</sub>	DN, DP = 0V to 3.6V V <sub>CC</sub> : 2.7V to 5.5V	-3	--	3	μA
Power-Off Leakage Current of DP and DN	I <sub>OFF</sub>	DP, DN = 0V to 3.6V; Power off	-3	--	3	μA
USB Switch On-Resistance	R <sub>ON</sub>	ISW = 8mA, VSW = 0.4V V <sub>CC</sub> : 2.7V to 5.5V	--	3	5	Ω
<b>SENSE Switch</b>						
On Leakage Current of SENSE Switch	I <sub>ON</sub>	GSBU <sub>x</sub> = 0V to 1V, SENSE is floating V <sub>CC</sub> : 2.7V to 5.5V	-2	--	2	μA
Off Leakage Current of SENSE	I <sub>OZ</sub>	SENSE = 0 V to 1V V <sub>CC</sub> : 2.7V to 5.5V	-2	--	2	μA

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Off Leakage Current of GSBUX	I <sub>OZ</sub>	GSBUX = 0 V to 1V V <sub>CC</sub> : 2.7V to 5.5V	-2	--	2	μA
		GSBUX = 1 V to 3.6V V <sub>CC</sub> : 2.7V to 5.5V	-3	--	3	μA
Power-Off Leakage Current of SENSE	I <sub>OFF</sub>	SENSE = 0V to 1V; Power off	-2	--	2	μA
Power-Off Leakage Current of GSBUX	I <sub>OFF</sub>	GSBUX = 0V to 3.6V; Power off	-3	--	3	μA
SENSE Switch On Resistance	R <sub>ON</sub>	ISW = 100mA, VSW = 1V V <sub>CC</sub> : 2.7V to 5.5V	--	300	600	mΩ
Input OVP Lockout on GSBUX	V <sub>OV_TRIP</sub>	Rising edge V <sub>CC</sub> : 2.7V to 5.5V	4.5	5	5.3	V
Input OVP Hysteresis of GSBUX	V <sub>OV_HYS</sub>	V <sub>CC</sub> : 2.7V to 5.5V	--	0.3	0.55	V
<b>SBUX Pins</b>						
Off Leakage Current of SBUX	I <sub>OZ</sub>	SBUX = 0V to 3.6V V <sub>CC</sub> : 2.7V to 5.5V	-3	--	3	μA
Power-Off Leakage Current of SBUX	I <sub>OFF</sub>	SBUX = 0 V to 3.6 V, Power off	-3	--	3	μA
Input OVP Lockout on SBUX	V <sub>OV_TRIP</sub>	Rising edge V <sub>CC</sub> : 2.7V to 5.5V	4.5	5	5.3	V
Input OVP Hysteresis of SBUX	V <sub>OV_HYS</sub>	V <sub>CC</sub> : 2.7V to 5.5V	--	0.3	0.55	V
<b>MIC Switch</b>						
On Leakage Current of MIC Switch	I <sub>ON</sub>	SBUX = 0V to 3.6V, MIC = Float V <sub>CC</sub> : 2.7V to 5.5V	-3	--	3	μA
Off Leakage Current of MIC	I <sub>OZ</sub>	MIC = 0V to 3.6V V <sub>CC</sub> : 2.7V to 5.5V	-1	--	1	μA
Power-Off Leakage Current of MIC	I <sub>OFF</sub>	MIC = 0V to 3.6V; Power off	-1	--	1	μA
MIC Switch On-Resistance	R <sub>ON</sub>	ISW = 30mA, VSW = 3.6V V <sub>CC</sub> : 2.7V to 5.5V	--	3	5	Ω
<b>SBUX_H Switch</b>						
On Leakage Current of SBUX_H Switch	I <sub>ON</sub>	SBUX = 0V to 3.6V, SBUX_H = Float V <sub>CC</sub> : 2.7V to 5.5V	-3	--	3	μA
Off Leakage Current of SBUX_H	I <sub>OZ</sub>	SBUX_H = 0V to 3.6V V <sub>CC</sub> : 2.7V to 5.5V	-1	--	1	μA
Power-Off Leakage Current of SBUX_H	I <sub>OFF</sub>	SBUX_H = 0V to 3.6V; Power off	-1	--	1	μA
SBUX_H Switch On-Resistance	R <sub>ON</sub>	ISW = 30mA, VSW = 3.6V V <sub>CC</sub> : 2.7V to 5.5V	--	3	5	Ω

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>AUDIO GROUND Switch : Pin : AGND to SBUX</b>						
AGND Switch On-Resistance	R <sub>ON</sub>	I <sub>SOURCE</sub> = 100mA on SBUX, V <sub>CC</sub> : 2.7V to 5.5V	--	50	90	mΩ
<b>CC_IN Pin</b>						
Input Low Threshold	V <sub>TH_L</sub>	V <sub>CC</sub> : 2.7V to 5.5V	1.03	1.2	1.37	V
Input High Threshold	V <sub>TH_H</sub>	V <sub>CC</sub> : 2.7V to 5.5V	1.35	1.5	1.65	V
Input Leakage of CC_IN	V <sub>TH_H</sub>	CC_IN = 0V to 5.5V V <sub>CC</sub> : 2.7V to 5.5V	--	--	1	μA
<b>INT DET Pins</b>						
Output High for DET	V <sub>OH</sub>	I <sub>O</sub> = -2mA V <sub>CC</sub> : 2.7V to 5.5V	1.5	1.8	2	V
Output Low for DET and INT	V <sub>OL</sub>	I <sub>O</sub> = 2mA V <sub>CC</sub> : 2.7V to 5.5V	--	--	0.4	V
Input High for INT	V <sub>IH</sub>	V <sub>CC</sub> : 2.7V to 5.5V	1.5	--	--	V
Input Low for INT	V <sub>IL</sub>	V <sub>CC</sub> : 2.7V to 5.5V	--	--	0.45	V
<b>ADDR Pin</b>						
Input voltage High	V <sub>IH</sub>	V <sub>CC</sub> : 2.7V to 5.5V	1.3	--	--	V
Input voltage Low	V <sub>IL</sub>	V <sub>CC</sub> : 2.7V to 5.5V	--	--	0.45	V
Control Input Leakage	V <sub>TH_H</sub>	ADDR = 0V to V <sub>CC</sub> V <sub>CC</sub> : 2.7V to 5.5V	-1	--	1	μA
<b>ENN Pin</b>						
Input voltage High	V <sub>IH</sub>	V <sub>CC</sub> : 2.7V to 5.5V	1.3	--	--	V
Input voltage Low	V <sub>IL</sub>	V <sub>CC</sub> : 2.7V to 5.5V	--	--	0.45	V
Internal Pull Down Resistor	R <sub>PD</sub>	V <sub>CC</sub> : 2.7V to 5.5V	300	470	630	kΩ
<b>SDA, SCL Pins</b>						
Low-Level Input Voltage	V <sub>IL</sub> I <sub>2C</sub>	V <sub>CC</sub> : 2.7V to 5.5V	--	--	0.4	V
High-Level Input Voltage	V <sub>IH</sub> I <sub>2C</sub>	V <sub>CC</sub> : 2.7V to 5.5V	1.2	--	--	V
Input Current of SDA and SCL Pins	I <sub>I2C</sub>	SCL/SDA = 0 V to 3.6V V <sub>CC</sub> : 2.7V to 5.5V	-2	--	2	μA
Low-Level Output Voltage	V <sub>OL</sub> SDA	I <sub>OL</sub> = 2mA	--	--	0.3	V
Low-Level Output Current	I <sub>OL</sub> SDA	V <sub>OL</sub> SDA = 0.2V	10	--	--	mA
I <sup>2</sup> C Work Voltage	V <sub>I2C</sub>		--	1.8	--	V
I <sup>2</sup> C CLK Frequency	f <sub>SCL</sub>		--	--	400	kHz
I <sup>2</sup> C Data Hold Time	t <sub>DH</sub> I <sub>2C</sub>		--	--	900	ns
I <sup>2</sup> C Data Set-Up Time	t <sub>DS</sub> I <sub>2C</sub>		100	--	--	ns

## AC Electrical Characteristics

( $V_{CC} = 2.7V$  to  $5.5V$ ,  $V_{CC}$  (Typ.) =  $3.3V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$  and  $T_A$  (Typ.) =  $25^{\circ}C$ , unless otherwise specified)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>AUDIO Switch</b>						
Audio Switch Turn On Delay Time	$t_{DELAY\_AUD}$	DPR = DNL = 1V, $R_L = 32\Omega$ $V_{CC} = 3.3V$	--	75	--	$\mu s$
		DPR = DNL = 1V, $R_L = 32\Omega$ $V_{CC} = 3.3V$ (Note 5)	--	60	--	
Audio Switch Turn On Rising Time	$t_{RISE\_AUD}$	DPR = DNL = 1V, $R_L = 32\Omega$ $V_{CC} = 3.3V$ (Note 6)	--	200	--	$\mu s$
Audio Switch Turn Off Time	$t_{OFF\_AUD}$	DPR = DNL = 1V, $R_L = 32\Omega$ $V_{CC} = 3.3V$	--	2.5	5	$\mu s$
Cross Talk (Adjacent)	$X_{TALK}$	$f = 1kHz$ , $R_L = 50\Omega$ , $V_{SW} = 1V_{RMS}$	--	-100	--	dB
-3dB Bandwidth	BW	$R_L = 50\Omega$	--	600	--	MHz
Off Isolation	$O_{IRR}$	$f = 1kHz$ , $R_L = 50\Omega$ , $V_{SW} = 1V_{RMS}$	--	-100	--	dB
Total Harmonic Distortion + Noise Performance with A-weighting Filter	THD+N	$R_L = 600\Omega$ , $f = 20Hz$ to $20kHz$ , $V_{SW} = 2V_{RMS}$	--	-110	--	dB
		$R_L = 32\Omega$ , $f = 20Hz$ to $20kHz$ , $V_{SW} = 1V_{RMS}$	--	-110	--	dB
		$R_L = 16\Omega$ , $f = 20Hz$ to $20kHz$ , $V_{SW} = 0.5V_{RMS}$	--	-110	--	dB
<b>USB Switch</b>						
USB Switch Turn-On Time	$t_{ON\_USB}$	DPR = DNL = 1.5V, $R_L = 50\Omega$ $V_{CC} = 3.3V$	--	45	--	$\mu s$
		DPR = DNL = 1.5V, $R_L = 50\Omega$ $V_{CC} = 3.3V$ (Note 5)	--	45	--	
USB Switch Turn-Off Time	$t_{OFF\_USB}$	DPR = DNL = 1.5V, $R_L = 50\Omega$ $V_{CC} = 3.3V$	--	3.7	7	$\mu s$
Single Ended -3dB Bandwidth	BW	$R_L = 50\Omega$ , $V_{CC} = 3.3V$	--	850	--	MHz
Differential -3dB Bandwidth			--	850	--	
Off Isolation	$O_{IRR}$	$f = 1kHz$ , $R_L = 50\Omega$ , $V_{SW} = 1V_{RMS}$ , $V_{CC} = 3.3V$	--	-100	--	dB
DPR and DNL Pins OVP Response Time	$t_{OVP}$	$V_{SW} = 3.5V$ to $5.5V$ $V_{CC} = 3.3V$	--	0.5	1	$\mu s$
<b>MIC/AUDIO Ground Switch</b>						
MIC Switch Turn-On Delay Time	$t_{DELAY\_MIC}$	SBUx= 1V, $R_L = 50\Omega$ , $V_{CC} = 3.3V$	--	70	--	$\mu s$
		SBUx= 1V, $R_L = 50\Omega$ , $V_{CC} = 3.3V$ (Note 5)	--	65	--	
MIC Switch Turn-On Rising Time	$t_{RISE\_MIC}$	SBUx= 1V, $R_L = 50\Omega$ , $V_{CC} = 3.3V$ (Note 6)	--	250	--	$\mu s$



Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
AGND Switch Turn-On Delay Time	t <sub>DELAY_AGND</sub>	SBUx pulled up to 0.5V by 16Ω, AGND connect to GND V <sub>CC</sub> = 3.3V	--	40	--	μs
		SBUx pulled up to 0.5V by 16Ω, AGND connect to GND V <sub>CC</sub> = 3.3V (Note 5)	--	30	--	
AGND Switch Turn-On Rising Time	t <sub>RISE_AGND</sub>	SBUx pulled up to 0.5 V by 16Ω, AGND connect to GND V <sub>CC</sub> = 3.3V (Note 6)	--	700	--	μs
MIC Switch Turn-Off Time	t <sub>OFF_MIC</sub>	SBUx = 2.5 V, R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V	--	3	6	μs
AGND Switch Turn-Off Time	t <sub>OFF_AUDIO GND</sub>	SBUx : I <sub>source</sub> = 10mA, clamp to 2.5V	--	3	6	μs
-3dB Bandwidth	BW	R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V	--	50	--	MHz
<b>SBUx_H Switch</b>						
SBUx_H Switch Turn-On Time	t <sub>ON_SBUx_H</sub>	SBUx = 2.5V, R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V	--	95	--	μs
		SBUx = 2.5V, R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V (Note 5)	--	3	--	
SBUx_H Switch Turn-Off Time	t <sub>OFF_SBUx_H</sub>	SBUx = 2.5V, R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V	--	3	6	μs
-3dB Bandwidth	BW	R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V	--	50	--	MHz
SBUx Pins OVP Response Time	t <sub>OVP</sub>	V <sub>SW</sub> = 3.5V to 5.5V, V <sub>CC</sub> = 3.3V	--	0.5	1	μs
<b>SENSE Switch</b>						
SENSE Switch Turn-On Delay Time	t <sub>ON_SENSE</sub>	GSBUx = 1V, R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V	--	110	--	μs
		GSBUx = 1V, R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V (Note 5)	--	110	--	
SENSE Switch Turn-On Rising Time	t <sub>RISE_SENSE</sub>	GSBUx = 1V, R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V (Note 6)	--	160	--	μs
SENSE Switch Turn-Off Time	t <sub>OFF_SENSE</sub>	GSBUx = 1 V, R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V	--	4	8	μs
-3dB Bandwidth	BW	R <sub>L</sub> = 50Ω, V <sub>CC</sub> = 3.3V	--	150	--	MHz
GSBUx Pins OVP Response Time	t <sub>OVP</sub>	V <sub>SW</sub> = 3.5V to 5.5V, V <sub>CC</sub> = 3.3V	--	0.75	1.5	μs
<b>DET Delay</b>						
DET Response Delay	t <sub>DELAY_DET</sub>	Transition from 0V to 1.8V, V <sub>CC</sub> = 3.3V	--	6	7	μs
		Transition from 1.8V to 0V, V <sub>CC</sub> = 3.3V	--	6	7	

- Note 1.** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2.**  $\theta_{JA}$  is measured under natural convection (still air) at  $T_A = 25^\circ\text{C}$  with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.
- Note 3.** Devices are ESD sensitive. Handling precaution is recommended.
- Note 4.** The device is not guaranteed to function outside its operating conditions.
- Note 5.** If any switch enable, turn on and turn on delay time will enable faster.
- Note 6.** Turn-on rising timing can be controlled by I<sup>2</sup>C register.







**Typical Application Circuit**




**Table 1. Recommended Components Information**

Reference	Q'ty	Part Number	Description	Package	Manufacturer
C <sub>VCC</sub>	1	TMK107BJ105KA-T	1µF/X5R/25V	0603	TAIYO YUDEN
R1	1	WR06X1002FTL	10k	0603	WALSIN
R2, R3	2	WR06X2201FTL	2.2k	0603	WALSIN


## Typical Operating Characteristics




SBUX\_H Switch R<sub>ON</sub> Flatness 1



SBUX\_H Switch R<sub>ON</sub> Flatness 2



SENSE Switch R<sub>ON</sub> Flatness



## Application Information

### Over-Voltage Protection

The RT8980H provides over-voltage protection (OVP) on Type-C receptacle side pins (DPR, DNL, SBU1, SBU2, GSBU1 and GSBU2). When the input voltage exceeds the OVP threshold, switch will be turned off until OVP event release. If OVP event occurs, the device will send interrupt by INT signal and OVP-status will provide information about which pin has OVP event.

### Headset Detection

The RT8980H detects the CC\_IN voltage, and monitors headset jack to see if the Type-C plug is inserted. The headset detection function is always active when the RT8980H is enabled. The DET will be low when CC\_IN > 1.5V. When CC\_IN < 1.2V, the DET will be rise to high.

	Device Disable	Device Enable
CC_IN < VTH_L = 1.2V	DET = 0	DET = 1
CC_IN > VTH_H = 1.5V	DET = 0	DET = 0


### MIC Switch Auto-Off Function

The MIC auto-off function is active when R, L, Audio ground switches are under on status, CC\_IN > 1.5V and control enable bit 0x12[2] = 1. The MIC switch will be turned off and receptacle side pin (SBU1/2) will be shorted to ground for 50µs first. Then it shows high-Z status when MIC switch is set to on status.

### Audio Ground Detection and Configuration

This function is active when control enable bit 0x12[0] = 1 and R, L, AGND switches are turned on. For Type-C interface analog headset, the audio ground can be the SBU1 pin or the SBU2 pin. This function automatically detects two different configurations for headsets with microphones. Users can adjust current source setting by 0x1F to optimize configuration.


During detection and configuration, the R, L, MIC, Sense and Audio ground switches will be turned off. When device detection and configuration is done, R, L, MIC, Sense and Audio ground switch will turn on according to detection results and timing control setting.



### Resistance Detection

Resistance Detection function is active when control enable bit 0x12[1] = 1. It will detect foreign object between receptacle side pins and ground. During RES detection, the switch which is monitored will be turned off. It will detect for 1.2ms and the ADC sample time is 0.7ms. The total RES detection timing is 1.9ms. The

detection result will be saved in the 0x14h resistance flag register. The CC\_IN, SBU1 and SBU2 measurement can be from 1kΩ to 2.32MΩ, and the DPR and DNL measurement can be from 1kΩ to 1.7MΩ which is controlled by internal register. The cycling detection (100ms, 1s or 10s) can be set by register 0x16h.



**Manual Switch Control**


Manual Switch function is active when control enable bit 0x12[4] = 1 and switch setting enable bit 0x04h = FF. During this setup, the ADDR and INT pins will be set as logic control input. It will provide manual mode control for device.

**Table 2. Manual Mode Table**


Power	ENN	ADDR	INT	USB Switch	SBU bypass Switch	Audio Switch	MIC Switch	Audio Ground Switch	Sense Switch	Headset Detection
OFF	X	X	X	OFF	OFF	OFF	OFF	OFF	OFF	OFF
ON	H	X	X	OFF	OFF	OFF	OFF	OFF	OFF	OFF
ON	L	0	0	ON DPR to DP DNL to DN	ON : SBU1 to SBU1_H SBU2 to SBU2_H	OFF	OFF	OFF	OFF	OFF
ON	L	0	1	ON DPR to DP DNL to DN	ON : SBU1 to SBU2_H SBU2 to SBU1_H	OFF	OFF	OFF	OFF	OFF
ON	L	1	0	OFF	OFF	ON : DPR to R DNL to L	ON : SBU1 to MIC	ON : SBU2 to Audio GND	ON : GSBU2 to SESNE	ON
ON	L	1	1	OFF	OFF	ON : DPR to R DNL to L	ON : SBU2 to MIC	ON : SBU1 to Audio GND	ON : GSBU1 to SESNE	ON

## Test Diagrams


### 1. Turn On/Off Waveforms




### 2. Switch On-Resistance




### 3. Switch-Off Leakage ( $I_{OZ}$ ) (Each switch is tested separately)



### 4. Switch-On Leakage ( $I_{ON}$ ) (Each switch is tested separately)




### 5. Power-Off Leakage ( $I_{OFF}$ ) (Each switch is tested separately)



### 6. Bandwidth


$R_S$  and  $R_T$  are function of application environment (see AC/DC Tables).






7. Channel Off Isolation

$R_S$  and  $R_T$  are function of application environment (see AC/DC Tables).




9. Total Harmonic Distortion (THD + N)

$R_S$  and  $R_T$  are function of application environment (see AC/DC Tables).



8. Adjacent Channel CROSSTALK

$R_S$  and  $R_T$  are function of application environment (see AC/DC Tables).



## I<sup>2</sup>C Interface

The following table shows the RT8980H unique address as below.


**Table 3. The RT8980H Unique Address RT8980H I<sup>2</sup>C Slave Address**

ADDR	MSB	LSB	R/W bit	R/W
ADDR = L	100001	0	1/0	85/84
ADDR = H	100001	1	1/0	87/86


The I<sup>2</sup>C interface bus must be connected to a resistor 2.2kΩ to power node and independent connection to processor, individually. The I<sup>2</sup>C timing diagrams are listed below.

### • Read and Write Function


Read single byte of data from Register




Read N bytes of data from Registers



Write single byte of data to Register




Write N bytes of data to Registers



□ Driven by Master, ■ Driven by Slave, □ P Stop, □ S Start, □ Sr Repeat Start

### • I<sup>2</sup>C Waveform Information



**Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 150°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WL-CSP-23B 2.21x2.25 (BSC) package, the thermal resistance,  $\theta_{JA}$ , is 30.9°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated as below :

$$P_{D(MAX)} = (150^\circ\text{C} - 25^\circ\text{C}) / (30.9^\circ\text{C/W}) = 4.04\text{W for a WL-CSP-23B 2.21x2.25 (BSC) package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 1 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 1. Derating Curve of Maximum Power Dissipation

## I<sup>2</sup>C Register Table

R : Read only.

RC : Read then Clear.

RW : Read and Write.

WC : Write "1" then clear to "0" after this procedure finish.

### Register Maps

Address	Length	RegName	Bit	Bit Name	Default	Type	Description
0x00	1	DEVICE ID	7:6	Vendor ID	11	R	Vendor ID
			5:3	Version ID	010	R	Device version ID
			2:0	Revision ID	110	R	Revision history ID
0x01	1	OVP INTERRUPT MASK	7	Reserved	0	R	Do not use
			6	OVP Interrupt mask control	0	R/W	OVP interrupt function enable/disable 0 : Controlled by [5:0] bit (default) 1 : Mask all connector side pins OVP interrupt
			5	DPR OVP Interrupt mask control	0	R/W	0 : Do not mask OVP interrupt (default) 1 : Mask OVP interrupt
			4	DNL OVP Interrupt mask control	0	R/W	0 : Do not mask OVP interrupt (default) 1 : Mask OVP interrupt
			3	SBU1 OVP Interrupt mask control	0	R/W	0 : Do not mask OVP interrupt (default) 1 : Mask OVP interrupt
			2	SBU2 OVP Interrupt mask control	0	R/W	0 : Do not mask OVP interrupt (default) 1 : Mask OVP interrupt
			1	GSBU1 OVP Interrupt mask control	0	R/W	0 : Do not mask OVP interrupt (default) 1 : Mask OVP interrupt
			0	GSBU2 OVP Interrupt mask control	0	R/W	0 : Do not mask OVP interrupt (default) 1 : Mask OVP interrupt

Address	Length	RegName	Bit	Bit Name	Default	Type	Description
0x02	1	OVP INTERRUPT FLAG	7:6	Reserved	00	R	Do not use
			5	DPR OVP	0	RC	0 : OVP event has not occurred (default) 1 : OVP event has occurred
			4	DNL OVP	0	RC	0 : OVP event has not occurred (default) 1 : OVP event has occurred
			3	SBU1 OVP	0	RC	0 : OVP event has not occurred (default) 1 : OVP event has occurred
			2	SBU2 OVP	0	RC	0 : OVP event has not occurred (default) 1 : OVP event has occurred
			1	GSBU1 OVP	0	RC	0 : OVP event has not occurred (default) 1 : OVP event has occurred
			0	GSBU2 OVP	0	RC	0 : OVP event has not occurred (default) 1 : OVP event has occurred
0x03	1	OVP STATUS	7:6	Reserved	00	R	Do not use
			5	ST_OVP_DPR	0	R	0 : OVP event has not occurred (default) 1 : OVP event has occurred
			4	ST_OVP_DNL	0	R	0 : OVP event has not occurred (default) 1 : OVP event has occurred
			3	ST_OVP_SBU1	0	R	0 : OVP event has not occurred (default) 1 : OVP event has occurred
			2	ST_OVP_SBU2	0	R	0 : OVP event has not occurred (default) 1 : OVP event has occurred
			1	ST_OVP_GSBUS1	0	R	0 : OVP event has not occurred (default) 1 : OVP event has occurred
			0	ST_OVP_GSBUS2	0	R	0 : OVP event has not occurred (default) 1 : OVP event has occurred

Address	Length	RegName	Bit	Bit Name	Default	Type	Description
0x04	1	SWITCHING SETTING ENABLE	7	DEVICE_ENABLE	1	RW	0 : Device disable; L, R pull down by 10k and other switch nodes will be high-Z for positive input. 1 : Device enable. (default) -----Device enable = 1 Device enable = 0 ENN = 1 Device disable Device Disable ENN = 0 Device enable Device disable
			6	SW_SBU1_H_SBUX	0	RW	0 : Switch disable; SBU1_H will be high-Z for positive input (default) 1 : Switch enable
			5	SW_SBU2_H_SBUX	0	RW	0 : Switch disable; SBU2_H will be high-Z for positive input (default) 1 : Switch enable
			4	SW_DNL	1	RW	0 : Switch disable; DNL, DN will be high-Z for positive input. L pull down by 10kΩ 1 : Switch enable (default)
			3	SW_DPR	1	RW	0 : Switch disable; DPR, DP will be high-Z for positive input. R pull down by 10kΩ 1 : Switch enable (default)
			2	SW_SENSE_GSBUX	0	RW	0 : Switch disable; Sense, GSBUX1 and GSBUX2 will be high-Z for positive input (default) 1 : Switch enable
			1	SW_MIC_SBUX	0	RW	0 : Switch disable : MIC will be high-Z for positive input. (default) 1 : Switch enable
			0	SW_AGND_SBUX	0	RW	0 : Switch disable : AGND will be high-Z for positive input. (default) 1 : Switch enable

Address	Length	RegName	Bit	Bit Name	Default	Type	Description
0x05	1	SWITCH SELECT	7	Reserved	0	R	Do not use
			6	SEL_SBU1_H_SBUX	0	RW	0 : SBU1_H to SBU1 switch on (default) 1 : SBU1_H to SBU2 switch on
			5	SEL_SBU2_H_SBUX	0	RW	0 : SBU2_H to SBU2 switch on (default) 1 : SBU2_H to SBU1 switch on
			4	SEL_DNL	1	RW	0 : DNL to L switch on 1 : DNL to DN switch on (default)
			3	SEL_DPR	1	RW	0 : DPR to R switch on 1 : DPR to DP switch on (default)
			2	SEL_SENSE_GSBUX	0	RW	0 : Sense to GSBU1 switch on (default) 1 : Sense to GSBU2 switch on
			1	SEL_MIC_SBUX	0	RW	0 : MIC to SBU2 switch on (default) 1 : MIC to SBU1 switch on
			0	SEL_AGND_SBUX	0	RW	0 : AGND to SBU1 switch on (default) 1 : AGND to SBU2 switch on
0x06	1	SWITCH STATUS0	7:6	Reserved	00	R	Do not use
			5:4	ST_SENSE_SWITCH	00	R	00 : Sense switch is open/not connected (default) 01 : Sense connected to GSBU1 10 : Sense connected to GSBU2 11 : Not valid
			3:2	ST_DPR_SWITCH	00	R	00 : DPR switch open/not connected (default) 01 : DPR connected to DP 10 : DPR connected to R 11 : Not valid
			1:0	ST_DNL_SWITCH	00	R	00 : DNL switch open/not connected (default) 01 : DNL connected to DN 10 : DNL connected to L 11 : Not valid

Address	Length	RegName	Bit	Bit Name	Default	Type	Description
0x07	1	SWITCH STATUS1	7:6	Reserved	00	R	Do not use
			5:3	ST_SBU2_SWITCH	000	R	000 : SBU2 switch is open/not connected (default) 001 : SBU2 connected to MIC 010 : SBU2 connected to AGND 011 : SBU2 connected to SBU1_H 100 : SBU2 connected to SBU2_H 101 : SBU2 connected both SBU1_H and SBU2_H 110...111 : Do not use
			2:0	ST_SBU1_SWITCH	000	R	000 : SBU1 switch is open/not connected (default) 001 : SBU1 connected to MIC 010 : SBU1 connected to AGND 011 : SBU1 connected to SBU1_H 100 : SBU1 connected to SBU2_H 101 : SBU1 connected both SBU1_H and SBU2_H 110...111 : Do not use
0x08	1	LEFT SLOW TURN-ON	7:0	L_SLOW_ON_TIME	00000001	RW	00000000 : 100μs 00000001 : 200μs (default) ... 11111111 : 25600μs
0x09	1	RIGHT SLOW TURN-ON	7:0	R_SLOW_ON_TIME	00000001	RW	00000000 : 100μs 00000001 : 200μs (default) ... 11111111 : 25600μs
0x0A	1	MIC SLOW TURN-ON	7:0	MIC_SLOW_ON_TIME	00000001	RW	00000000 : 150μs 00000001 : 250μs (default) 00000010 : 350μs ... 11111111 : 25650μs




Address	Length	RegName	Bit	Bit Name	Default	Type	Description
0x0B	1	SENSE SLOW TURN-ON	7:0	SENSE_SLOW_ON_TIME	00000001	RW	00000000 : 100μs 00000001 : 200μs (default) ... 11111111 : 25600μs
0x0C	1	AGND SLOW TURN-ON	7:0	AGND_SLOW_ON_TIME	00000001	RW	00000000 : 700μs 00000001 : 1400μs (default) ... 11111111 : 179200μs
0x0D	1	TIMING DELAY BETWEEN R SWITCH ENABLE AND L SWITCH ENABLE	7:6	R_L_DELAY_TIME	00000000	RW	00000000 : 0μs (default) 00000001 : 100μs ... 11111110 : 25400μs 11111111 : 25500μs
0x0E	1	TIMING DELAY BETWEEN MIC SWITCH ENABLE AND L SWITCH ENABLE	7:0	MIC_L_DELAY_TIME	00000000	RW	00000000 : 0μs (default) 00000001 : 100μs ... 11111110 : 25400μs 11111111 : 25500μs
0x0F	1	TIMING DELAY BETWEEN SENSE SWITCH ENABLE AND L SWITCH ENABLE	7:0	SENSE_L_DELAY_TIME	00000000	RW	00000000 : 0μs (default) 00000001 : 100μs ... 11111110 : 25400μs 11111111 : 25500μs
0x10	1	TIMING DELAY BETWEEN AUDIO GROUND SWITCH ENABLE AND L SWITCH ENABLE	7:0	AGND_L_DELAY_TIME	00000000	RW	00000000 : 0μs (default) 00000001 : 100μs ... 11111110 : 25400μs 11111111 : 25500μs
0x11	1	AUDIO ACCESSORY STATUS	7:2	Reserved	000000	R	Do not use
			1	ST_CC_IN	1	R	0 : CC_IN < 1.2V 1 : CC_IN > 1.5V (default)
			0	ST_DET	0	R	0 : DET output is low .(default) 1 : DET is output is high.

Address	Length	RegName	Bit	Bit Name	Default	Type	Description
0x12	1	FUNCTION ENABLE	7	Reserved	0	R	Do not use
			6	DET_IO_EN	0	RW	0 : DET pin is in Push/Pull Configuration (default) 1 : DET pin is in Open/Drain Configuration
			5	RES_DET_SET	0	RW	0 : 1k to 256k (default) 1 : 6.5k / 9k to 1.7M / 2.3M
			4	GPIO_CTRL_EN	0	RW	0 : Disable (default) 1 : Enable
			3	SLOW_ON_CTRL_EN	1	RW	0 : Disable 1 : Enable (default)
			2	MIC_AUTO_OFF_EN	0	RW	0 : Disable (default) 1 : Enable
			1	RES_DET_EN	0	RW	0 : Disable (default) 1 : Enable; will be changed to '0' after low resistance detection.
			0	AUD_JACK_DET_EN	0	RW	0 : Disable (default) 1 : Enable; will be changed to '0' after audio jack detection and configuration.
0x13	1	RES DETECTION PIN SETTING	7:3	Reserved	00000	R	Do not use
			2:0	PIN_SEL	000	RW	000 : CC_IN (default) 001 : DPR 010 : DNL 011 : SBU1 100 : SBU2 101 : Reserved 110 : Reserved 111 : Reserved
0x14	1	RES VALUE	7:0	RES_DET_VALUE	11111111	R	00000000 : R < 1k / 6.5k / 9k ... 11111111 : R > 256k / 1.7M / 2.32M (default)
0x15	1	RES DETECTION THRESHOLD	7:0	RES_DET_THD	00010110	RW	Selection by 1k per step if Reg 12h [5] = 0 Selection by 6.5k / 9k per step if Reg 12h [5] = 1 Default Value = 22k (default) 00000000 : 1k / 6.5k / 9k ... 11111111 : 256k / 1.7M / 2.32M

Address	Length	RegName	Bit	Bit Name	Default	Type	Description
0x16	1	RES DETECTION INTERVAL	7:2	Reserved	000000	R	Do not use
			1:0	RES_DET_INTERVAL	00	RW	RES detection interval 00 : Single (default) 01 : 100ms 10 : 1s 11 : 10s
0x17	1	AUDIO JACK STATUS	7:4	Reserved	0000	R	Do not use
			3	POLE4_SBU1_AGND	0	R	0 : Others (default) 1 : 4 pole SBU2 to MIC, SBU1 to audio ground
			2	POLE4_SBU2_AGND	0	R	0 : Others (default) 1 : 4 pole SBU1 to MIC, SBU2 to audio ground
			1	POLE3	0	R	0 : Others (default) 1 : 3 pole
			0	NO_AUDIO_ACC	1	R	0 : Audio accessory attached 1 : No audio accessory (default)
0x18	1	RES DETECTION / AUDIO JACK DETECTION INTERRUPT FLAG	7:3	Reserved	00000	R	Do not use
			2	INT_AUTO_JACK_ DET	0	RC	0 : Audio jack detection and configuration has not occurred. (default) 1 : Audio jack detection and configuration has occurred.
			1	INT_RES_DET_LOW	0	RC	0 : Low resistance has not occurred. (default) 1 : Low resistance has occurred.
			0	INT_RES_DET_ DONE	0	RC	0 : Low resistance has not occurred. (default) 1 : Low resistance has occurred.

Address	Length	RegName	Bit	Bit Name	Default	Type	Description
0x19	1	RES DETECTION / AUDIO JACK DETECTION INTERRUPT MASK	7:3	Reserved	00000	R	Do not use
			2	M_AUTO_JACK_DET	0	RW	0 : Do not mask Audio jack detection and configuration has occurred (default) 1 : Mask Audio jack detection and configuration has occurred.
			1	M_RES_DET_LOW	0	RW	0 : Do not mask Low resistance has occurred. (default) 1 : Mask Low resistance has occurred.
			0	M_RES_DET_DONE	0	RW	0 : Do not mask Low resistance detection has occurred. (default) 1 : Mask Low resistance detection has occurred.
0x1A	1	AUDIO JACK DETECTION REG1 VALUE	7:0	AUTO_JACK_DET_ REG1	11111111	R	Resistance between SBU1 to SBU2 10mV per step
0x1B	1	AUDIO JACK DETECTION REG2 VALUE	7:0	AUTO_JACK_DET_ REG2	11111111	R	Resistance between SBU2 to SBU1 10mV per step
0x1C	1	MIC DETECTION THRESHOLD DATA0	7:0	AUTO_JACK_DET_ DATA0	00100000	RW	MIC detection threshold DATA0 Selection by 10mV per step 00100000 : 320mV (default)
0x1D	1	MIC DETECTION THRESHOLD DATA1	7:0	AUTO_JACK_DET_ DATA1	11111111	RW	MIC detection threshold DATA1 Selection by 10mV per step 11111111 : 2.5V (default)
0x1E	1	I2C RESET	7:1	Reserved	0000000	R	Do not use
			0	I2C_RESET	0	W	0 : Default (default) 1 : I <sup>2</sup> C reset
0x1F	1	CURRENT SOURCE SETTING	7:4	Reserved	0000	R	Do not use
			3:0	AUTO_JACK_DET_ SET	0111	RW	0000 : Invalid 0001 : 100μA ... 0111 : 700μA (default) ... 1111 : 1500μA

**Outline Dimension**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.500	0.600	0.020	0.024
A1	0.170	0.230	0.007	0.009
b	0.240	0.300	0.009	0.012
D	2.210	2.290	0.087	0.090
D1	1.600		0.063	
E	2.170	2.250	0.085	0.089
E1	1.600		0.063	
e	0.400		0.016	

**25B WL-CSP 2.21x2.25 Package (BSC)**