

16 Gb, 3 V, 4-bit ECC, x8 I/O, SLC NAND Flash Memory for Embedded

General Description

SkyHigh S34ML16G2 16-Gb NAND is offered in 3.3 V_{CC} with ×8 I/O interface. This document contains information for the S34ML16G2 device, which is a quad-die stack of four S34ML04G2 die. For detailed specifications, please refer to the discrete die data sheet: S34ML01G2 04G2.

Distinctive Characteristics

- Density
 - -16-Gb (4-Gb \times 4)
- Architecture (For each 4-Gb device)
 - Input / Output Bus Width: 8-bits
 - Page Size: (2048 + 128) bytes; 128-byte spare area
 - Block Size: 64 Pages or (128k + 8k) bytes
 - Plane Size
 - 2048 Blocks per Plane or (256M + 16M) bytes
 - Device Size
 - 2 Planes per Device or 512 Mbyte
- NAND Flash Interface
 - Open NAND Flash Interface (ONFI) 1.0 compliant
 - Address, Data and Commands multiplexed
- Supply Voltage
 - 3.3 V device: Vcc = 2.7 V ~ 3.6 V

■ Security

- One Time Programmable (OTP) area
- Serial number (unique ID)
- Hardware program/erase disabled during power transition
- Additional Features
 - Supports Multiplane Program and Erase commands
 - Supports Copy Back Program
 - Supports Multiplane Copy Back Program
 - Supports Read Cache
- Electronic Signature
 - Manufacturer ID: 01h
- Operating Temperature
 - Industrial: -40 °C to 85 °C

Performance

- Page Read / Program
 - Random access: 30 μs (Max)
 - Sequential access: 25 ns (Min)
 - Program time / Multiplane Program time: 300 µs (Typ)
- Block Erase / Multiplane Erase
 - Block Erase time: 3.5 ms (Typ)

■ Reliability

- 100,000 Program / Erase cycles (Typ) (with 4-bit ECC per 528 bytes)
- 10 Year Data retention (Typ)
- Blocks zero and one are valid and will be valid for at least 1000
 - program-erase cycles with ECC
- Package Options
 - Lead Free and Low Halogen
 - -48-Pin TSOP $12 \times 20 \times 1.2$ mm
 - 63-Ball BGA 9 \times 11 \times 1.2 mm





Contents

Gen	eral Description	1
Disti	inctive Characteristics	1
Perf	ormance	1
1.	Connection Diagram	3
2.	Pin Description	4
3.	Block Diagrams	5
4.	Addressing	7
5.	Read Status Enhanced	7
6.	Read ID	8
6.1	Read Parameter Page	9


7.	Electrical Characteristics	12
7.1	Valid Blocks	12
	DC Characteristics	
7.3	Pin Capacitance	12
7.4	Power Consumptions and Pin Capacitance	
	for Allowed Stacking Configurations	13
8.	Physical Interface	14
8.1	Physical Diagram	14
9.	Ordering Information	16
10.	Document History	17

Page 3 of 17



1. Connection Diagram

Figure 1.1 48-Pin TSOP1 Contact x8 Device (2 CE#, 16 Gb)



Note:

1. These pins should be connected to power supply or ground (as designated) following the ONFI specification, however they might not be bonded internally.

(A2) (A10) NC (A1) NC (B1) NC (B9) NC (B10) NC (C4) ALE (C5) VSS CE# (C8) RB# (C3) WP# (C7) WE# (D6) NC (D7) NC (D8) NC (D3) (D4) (D5) CLE VCC (1) RE# (E3) NC (E6) NC (E7) NC (E8) NC (E4) (F4) NC (F6) NC (F8) NC (F7) (G3) NC (G6) NC (G7) NC (G8) NC (G4) VCC (1) H3) NC (H6) NC (H8) V_{cc} (H4) (J6) (J3) NC (J4) I/O1 (J8) I/O7 (K8) (K4) I/O2 (K5) (K6) (K7) NC (M1) NC (M1) NC (L10) NC (L2) NC (M2) NC (M9) NC M10) NC

Figure 1.2 63-BGA Contact, x8 Device (Balls Down, Top View)

Note

1. These pins should be connected to power supply or ground (as designated) following the ONFI specification, however they might not be bonded internally.



2. Pin Description

Pin Description

Pin Name	Description
1/00 - 1/07	Inputs/Outputs. The I/O pins are used for command input, address input, data input, and data output. The I/O pins float to High-Z when the device is deselected or the outputs are disabled.
CLE	Command Latch Enable. This input activates the latching of the I/O inputs inside the Command Register on the rising edge of Write Enable (WE#).
ALE	Address Latch Enable. This input activates the latching of the I/O inputs inside the Address Register on the rising edge of Write Enable (WE#).
CE#	Chip Enable. This input controls the selection of the device. When the device is not busy CE# low selects the memory.
WE#	Write Enable. This input latches Command, Address and Data. The I/O inputs are latched on the rising edge of WE#.
RE#	Read Enable. The RE# input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid t _{REA} after the falling edge of RE# which also increments the internal column address counter by one.
WP#	Write Protect. The WP# pin, when low, provides hardware protection against undesired data modification (program / erase).
R/B#	Ready Busy. The Ready/Busy output is an Open Drain pin that signals the state of the memory.
VCC	Supply Voltage. The V _{CC} supplies the power for all the operations (Read, Program, Erase). An internal lock circuit prevents the insertion of Commands when V _{CC} is less than V _{LKO} .
VSS	Ground.
NC	Not Connected.

Notes

Document Number: 001-98528 Rev. *G Page 4 of 17

A 0.1 μF capacitor should be connected between the V_{CC} Supply Voltage pin and the V_{SS} Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.

^{2.} An internal voltage detector disables all functions whenever V_{CC} is below 1.8V to protect the device from any involuntary program/erase during power transitions.

Page 5 of 17




3. Block Diagrams

Figure 3.1 Functional Block Diagram — 16 Gb Address Register/ Counter Program Erase Controller HV Generation 16 Gb Device (4 Gb x 4) DECODER NAND Flash Memory Array WE# Command Interface Logic CE# WP# RE# Page Buffer Y Decoder Command Register I/O Buffer Data Register

Figure 3.2 Block Diagram — 16 Gb (4 Gb x 4) 48-Pin TSOP with 2 CE# (Two Chip Enable Signals)

I/O0~I/O7








Figure 3.3 Block Diagram — 16 Gb (4 Gb x 4) 63-Ball BGA with 1 CE# (One Chip Enable Signal)



4. Addressing

Address Cycle Map

Bus Cycle	I/O0	I/O1	I/O2	I/O3	I/O4	I/O5	1/06	1/07
1st / Col. Add. 1	A0 (CA0)	A1 (CA1)	A2 (CA2)	A3 (CA3)	A4 (CA4)	A5 (CA5)	A6 (CA6)	A7 (CA7)
2nd / Col. Add. 2	A8 (CA8)	A9 (CA9)	A10 (CA10)	A11 (CA11)	Low	Low	Low	Low
3rd / Row Add. 1	A12 (PA0)	A13 (PA1)	A14 (PA2)	A15 (PA3)	A16 (PA4)	A17 (PA5)	A18 (PLA0)	A19 (BA0)
4th / Row Add. 2	A20 (BA1)	A21 (BA2)	A22 (BA3)	A23 (BA4)	A24 (BA5)	A25 (BA6)	A26 (BA7)	A27 (BA8)
5th / Row Add. 3(6)	A28 (BA9)	A29 (BA10)	A30 (BA11)	A31 (BA12)	Low	Low	Low	Low

Notes:

- 1. CAx = Column Address bit.
- 2. PAx = Page Address bit.
- 3. PLA0 = Plane Address bit zero.
- 4. BAx = Block Address bit.
- 5. Block address concatenated with page address and plane address = actual page address, also known as the row address.
- 6. A31 for 16 Gb (4 Gb x 4 QDP)

For the address bits, the following rules apply:

- A0 A11: column address in the page
- A12 A17: page address in the block
- A18: plane address (for multiplane operations) / block address (for normal operations)
- A19 A31: block address

5. Read Status Enhanced

Read Status Enhanced is used to retrieve the status value for a previous operation in the following cases:

- In the case of concurrent operations on a multi-die stack.
 - When four dies are stacked to form a quad-die package (QDP), it is possible to run one operation on the first die, then activate a different operation on the second die, for example: Erase while Read, Read while Program, etc.
- In the case of multiplane operations in the same die.

Document Number: 001-98528 Rev. *G Page 7 of 17



6. Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h.


Note: If you want to execute Read Status command (0x70) after Read ID sequence, you should input dummy command (0x00) before Read Status command (0x70).

For the S34ML16G2 device, five read cycles sequentially output the manufacturer code (01h), and the device code and 3rd, 4th, and 5th cycle ID, respectively. The command register remains in Read ID mode until further commands are issued to it.

Read ID for Supported Configurations

Density	Org	v _{cc}	1st	2nd	3rd	4th	5th
4 Gb	x8	3.3V	01h	DCh	90h	95h	56h
16 Gb (4 Gb x 4 – QDP with one CE#)	x8	3.3V	01h	D5h	D2h	95h	5Eh
16 Gb (4 Gb x 4 – QDP with two CE#)	x8	3.3V	01h	D3h	D1h	95h	5Ah

Figure 6.1 Read ID Operation Timing



Document Number: 001-98528 Rev. *G Page 8 of 17



5th ID Data

Read ID Byte 5 Description

	Description	1/07	1/06 1/05 1/04	I/O3 I/O2	I/O1 I/O0
	1 bit / 512 bytes				0 0
5001	1 bit / 512 bytes 2 bit / 512 bytes 4 bit / 512 bytes 8 bit / 512 bytes 1 00 2 01 4 10 8 11 64 Mb 000 128 Mb 001 256 Mb 010		0 1		
ECC Level	4 bit / 512 bytes				10
	8 bit / 512 bytes				0 0 0 1 1 0 1 1 0 0 0 1 1 0
	1			0 0	
lane Number	2			0 1	
Plane Number	4			1 0	
	8			1 1	
	64 Mb		000		
	128 Mb		0 0 1		
	256 Mb		0 1 0		
Plane Size (without spare area)	512 Mb		0 1 1		
(without spare area)	1 Gb		100		
	2 Gb		101		
	4 Gb		1 1 0		
Reserved		0			

6.1 Read Parameter Page

The device supports the ONFI Read Parameter Page operation, initiated by writing ECh to the command register, followed by an address input of 00h. The command register remains in Parameter Page mode until further commands are issued to it. Table explains the parameter fields.

Note: For 32nm SkyHigh NAND, for a particular condition, the Read Parameter Page command does not give the correct values. Toovercome this issue, the host must issue a Reset command before the Read Parameter Page command. Issuance of Reset before the Read Parameter Page command will provide the correct values and will not output 00h values.

Parameter Page Description

Byte	O/M	Description	Values
		Revision Information and Features Block	•
0-3	М	Parameter page signature Byte 0: 4Fh, "O" Byte 1: 4Eh, "N" Byte 2: 46h, "F" Byte 3: 49h, "I"	4Fh, 4Eh, 46h, 49h
4-5	М	Revision number 2-15 Reserved (0) 1 1 = supports ONFI version 1.0 0 Reserved (0)	02h, 00h
6-7	М	Features supported 5-15 Reserved (0) 4 1 = supports odd to even page Copyback 3 1 = supports interleaved operations 2 1 = supports non-sequential page programming 1 1 = supports multiple LUN operations 0 1 = supports 16-bit data bus width	1Eh, 00h
8-9	М	Optional commands supported 6-15 Reserved (0) 5 1 = supports Read Unique ID 4 1 = supports Copyback 3 1 = supports Read Status Enhanced 2 1 = supports Get Features and Set Features 1 1 = supports Read Cache commands 0 1 = supports Page Cache Program command	3Bh, 00h

Document Number: 001-98528 Rev. *G Page 9 of 17



Parameter Page Description (Continued)

Byte	O/M	Description	Values
10-31		Reserved (0)	00h
		Manufacturer Information Block	
32-43	М	Device manufacturer (12 ASCII characters)	53h, 50h, 41h, 4Eh, 53h, 49h, 4Fh, 4Eh 20h, 20h, 20h, 20h
44-63	М	Device model (20 ASCII characters)	53h, 33h, 34h, 4Dh, 4Ch, 31h, 36h, 47h 32h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h
64	М	JEDEC manufacturer ID	01h
65-66	0	Date code	00h
67-79		Reserved (0)	00h
		Memory Organization Block	
80-83	М	Number of data bytes per page	00h, 08h, 00h, 00h
84-85	М	Number of spare bytes per page	80h, 00h
86-89	М	Number of data bytes per partial page	00h, 00h, 00h, 00h
90-91	М	Number of spare bytes per partial page	00h, 00h
92-95	М	Number of pages per block	40h, 00h, 00h, 00h
96-99	М	Number of blocks per logical unit (LUN)	00h, 40h, 00h, 00h (1 CE#) 00h, 20h, 00h, 00h (2 CE#)
100	М	Number of logical units (LUNs)	01h (1 CE#) 02h (2 CE#)
101	М	Number of address cycles 4-7 Column address cycles 0-3 Row address cycles	23h
102	М	Number of bits per cell	01h
103-104	М	Bad blocks maximum per LUN	47h, 01h (1 CE#) A3h, 00h (2 CE#)
105-106	М	Block endurance	01h, 05h
107	М	Guaranteed valid blocks at beginning of target	01h
108-109	М	Block endurance for guaranteed valid blocks	01h, 03h
110	М	Number of programs per page	04h
111	М	Partial programming attributes 5-7 Reserved 4 1 = partial page layout is partial page data followed by partial page spare 1-3 Reserved 0 1 = partial page programming has constraints	00h
112	М	Number of bits ECC correctability	04h
113	М	Number of interleaved address bits 4-7 Reserved (0) 0-3 Number of interleaved address bits	01h
114	0	Interleaved operation attributes 4-7 Reserved (0) 3 Address restrictions for program cache 2 1 = program cache supported 1 1 = no block address restrictions 0 Overlapped / concurrent interleaving support	04h
115-127		Reserved (0)	00h
		Electrical Parameters Block	
128	М	I/O pin capacitance	0Ah



Parameter Page Description (Continued)

Byte	O/M	Description	Values
129-130	М	Timing mode support 6-15 Reserved (0) 5 1 = supports timing mode 5 4 1 = supports timing mode 4 3 1 = supports timing mode 3 2 1 = supports timing mode 2 1 1 = supports timing mode 1 0 1 = supports timing mode 0, shall be 1	1Fh, 00h
131-132	0	Program cache timing mode support 6-15 Reserved (0) 5 1 = supports timing mode 5 4 1 = supports timing mode 4 3 1 = supports timing mode 3 2 1 = supports timing mode 2 1 1 = supports timing mode 1 0 1 = supports timing mode 0	1Fh, 00h
133-134	M	t _{PROG} Maximum page program time (μs)	BCh, 02h
135-136	M	t _{BERS} Maximum block erase time (μs)	10h, 27h
137-138	M	t _R Maximum page read time (μs)	1Eh, 00h
139-140	M	t _{CCS} Minimum Change Column setup time (ns)	C8h, 00h
141-163		Reserved (0)	00h
		Vendor Block	
164-165	M	Vendor specific Revision number	00h
166-253		Vendor specific	00h
254-255	М	Integrity CRC	6Fh, D9h (1CE#) 15h, 32h (2CE#)
		Redundant Parameter Pages	
256-511	М	Value of bytes 0-255	Repeat Value of bytes 0-255
512-767	М	Value of bytes 0-255	Repeat Value of bytes 0-255
768+	0	Additional redundant parameter pages	FFh

Note:

^{1. &}quot;O" Stands for Optional, "M" for Mandatory.



7. Electrical Characteristics

7.1 Valid Blocks

Valid Blocks

Device	Symbol	Min	Тур	Max	Unit
S34ML04G2	N _{VB}	4016	_	4096	Blocks
S34ML16G2 (1 CE)	N _{VB}	16057	_	16384	Blocks
S34ML16G2 (2 CE)	N _{VB}	16058	_	16384	Blocks

7.2 Recommended Operating Conditions

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Units
Vcc Supply Voltage	Vcc	2.7	3.3	3.6	V
Ground Supply Voltage	Vss	0	0	0	V

7.3 DC Characteristics

DC Characteristics and Operating Conditions (Values listed are for each 4 Gb NAND, 16 Gb (4 Gb x 4) will differ accordingly)

Para	ameter	Symbol	Test Conditions	Min	Тур	Max	Units
Power On Current		I _{CC0}	FFh command input after power on	_	_	50 per device	mA
	Sequential Read	I _{CC1}	$t_{RC} = t_{RC} \text{ (min)}$ CE# = V _{IL} , lout = 0 mA	_	15	30	mA
Operating Current	Drawrawa		Normal	_	15	30	mA
	Program	I _{CC2}	Cache	_	15	30	mA
	Erase	I _{CC3}	_	_	15	30	mA
Standby Current, (TTL)		I _{CC4}	CE# = V _{IH} , WP# = 0V/Vcc	_	_	1	mA
Standby Current, (CMOS)		I _{CC5}	$CE\# = V_{CC}-0.2,$ $WP\# = 0/V_{CC}$	_	10	50	μΑ
Input Leakage Current		I _{LI}	V _{IN} = 0 to V _{CC} (max)	_	_	±10	μA
Output Leakage Current		I _{LO}	V _{OUT} = 0 to V _{CC} (max)	_	_	±10	μA
Input High Voltage		V _{IH}	_	V _{CC} x 0.8	_	V _{CC} + 0.3	V
Input Low Voltage		V _{IL}	_	-0.3	_	V _{CC} x 0.2	V
Output High Voltage		V _{OH}	I _{OH} = -400 μA	2.4	_	_	V
Output Low Voltage		V _{OL}	I _{OL} = 2.1 mA	_	_	0.4	V
Output Low Current (R/B#)		I _{OL(R/B#)}	V _{OL} = 0.4V	8	10	_	mA
Erase and Program Lockou	ıt Voltage	V_{LKO}	_	_	1.8	_	V

Notes:

- 1. All V_{CC} pins, and V_{SS} pins respectively, are shorted together.
- 2. Values listed in this table refer to the complete voltage range for V_{CC} and to a single device in case of device stacking.
- 3. All current measurements are performed with a 0.1 μ F capacitor connected between the V_{CC} Supply Voltage pin and the V_{SS} Ground pin.
- 4. Standby current measurement can be performed after the device has completed the initialization process at power up.

Document Number: 001-98528 Rev. *G Page 12 of 17



7.4 Pin Capacitance

Pin Capacitance (TA = 25°C, f = 1.0 MHz)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input	C _{IN}	V _{IN} = 0V	_	10	pF
Input / Output	C _{IO}	V _{IL} = 0V	_	10	pF

Note:

7.5 Power Consumptions and Pin Capacitance for Allowed Stacking Configurations

When multiple dies are stacked in the same package, the power consumption of the stack will increase according to the number of chips. As an example, the standby current is the sum of the standby currents of all the chips, while the active power consumption depends on the number of chips concurrently executing different operations.

When multiple dies are stacked in the same package the pin/ball capacitance for the single input and the single input/output of the combo package must be calculated based on the number of chips sharing that input or that pin/ball.

Document Number: 001-98528 Rev. *G Page 13 of 17

^{1.} For the stacked devices version the Input is 10 pF x [number of stacked chips] and the Input/Output is 10 pF x [number of stacked chips].




8. Physical Interface

8.1 Physical Diagram

8.1.1 48-Pin Thin Small Outline Package (TSOP1)

Figure 8.1 TS2 48 — 48-lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline



		1			1 110	FFC
	PACKAGE		TS4 48	NO.	IES:	
	JEDEC	MO-142 (D) DD			1.	DIMENSIONS ARE
	SYMBOL	MIN	NOM	MAX		(DIMENSIONING
	A			1.20	2.	PIN 1 IDENTIFIER I
Ì	A1	0.05		0.15	3.	PIN 1 IDENTIFIER F
	A2	0.95	1.00	1.05	4.\	TO BE DETERMINE DEFINED AS THE
	b1	0.17	0.20	0.23		ARE ALLOWED TO
	b	0.17	0.22	0.27	5.	DIMENSIONS D1 A
	c1	0.10		0.16	_	PROTRUSION ON
	С	0.10		0.21	6.	DIMENSION b DO PROTRUSION SHA
	D	19.80	20.00	20.20		MATERIAL CONDI
	D1	18.30	18.40	18.50	_	FOOT. MINIMUM
	Е	11.90	12.00	12.10	<u> </u>	0.10mm AND 0.25
	e	0.50 BASIC			8.	LEAD COPLANARI
	L	0.50	0.60	0.70	76.	THE SEATING PLA
	Θ	0°		8	9.	DIMENSION "e" IS
	R	0.08		0.20		
	N		48			

NOTES:

DIMENSIONS ARE IN MILLIMETERS (mm).
(DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1994)

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

3. PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE | C- | THE SEATING PLANE IS

DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS

ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

MINENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

7. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

6. LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

THE SEATING PLANE.

9. DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

gs5039 -ts4 048-09.05.1

Page 14 of 17



8.1.2 63-Ball BGA Package

D1 D -AeD△ 0.10 C (2X) +++00 00++++ ++++00 ++0000000++ $\overline{SE}/\widehat{\gamma}$ +0000'0000++ ++00000000++ ++000000000++ E E1 eЕ ++00000000++ ++++00 00++++ M L K J H G F E D C B A INDEX MARK PIN A1 CORNER B PIN A1 /9\ CORNER SD △ 0.10 C TOP VIEW (2X) **BOTTOM VIEW** // 0.20 C A 1-△ 0.10 C Ċ <u>6</u> SIDE VIEW

Figure 8.2 63-Ball BGA 9 x 11 x 1.2 mm

PACKAGE	TNA 063					
JEDEC	MO-207(N)			NOTE		
DXE	11.00mm X 9.00mm PACKAGE			NOTE		
SYMBOL	MIN.	MIN. NOM. MAX.				
Α		1.20		PROFILE		
A1	0.25			BALL HEIGHT		
D	11.00 BSC			BODY SIZE		
E	9.00 BSC			BODY SIZE		
D1	8.80 BSC			MATRIX FOOTPRINT		
E1	7.20 BSC			MATRIX FOOTPRINT		
MD	12			MATRIX SIZE D DIRECTION		
ME	10			MATRIX SIZE E DIRECTION		
n	63			BALL COUNT		
Øb	0.40	0.40 0.45 0.50		BALL DIAMETER		
еE	0.80 BSC			BALL PITCH		
eD		0.80 BSC		BALL PITCH		
SD		0.40 BSC		SOLDER BALL PLACEMENT		
SE	0.40 BSC			SOLDER BALL PLACEMENT		
	A3-A8,B2-B8,C1,C2,C9,C10,D1, D2,D9,D10,E1,E2,E9,E10,F1,F2, F9,F10,G1,G2,G9,G10,H1,H2,H9, H10,J1,J2,J9,J10,K1,K2,K9,K10, L3-L8,M3-M8			DEPOPULATED SOLDER BALLS		

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP 95, SECTION 3, SPP-020.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- $\stackrel{\frown}{6}$ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- ... "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SF" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" = eD/2 AND "SE" = eE/2.

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.


41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

gs5038-tna063-09.05.14



9. Ordering Information

The ordering part number is formed by a valid combination of the following:



Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

	Valid Combinations							
Device Family	Density	Technology	Bus Width	Package Type	Temperature Range	Additional Ordering Options	Packing Type	Package Description
S34ML	16G	2	02	TF/BH	I	TF – 20 BH – 00	0, 3	BGA TSOP