

8Gb,1.8 V, 4-bit ECC, x8 I/O, SLC NAND Flash Memory for Embedded

Distinctive Characteristics

- Density
 - □ 8 Gb (4 Gb × 2)
- Architecture (For each 4 Gb device)
 - □ Input / Output Bus Width: 8-bits
 - □ Page Size: (2048 + 128) bytes; 128-byte spare area
 - ☐ Block Size: 64 Pages or (128k + 8k) bytes
 - □ Plane Size
 - 2048 Blocks per Plane or (256M + 16M) bytes
 - □ Device Size
 - 2 Planes per Device or 512 MB
- NAND Flash Interface
 - □ Open NAND Flash Interface (ONFI) 1.0 compliant
 - □ Address, Data and Commands multiplexed
- Supply Voltage
 - ☐ 1.8V device: V_{CC} = 1.7V ~ 1.95V
- Security
 - □ One Time Programmable (OTP) area
 - ☐ Serial number (unique ID)
 - ☐ Hardware program/erase disabled during power transition
- Additional Features
 - ☐ Supports Multiplane Program and Erase commands
 - □ Supports Copy Back Program
 - □ Supports Multiplane Copy Back Program
 - □ Supports Read Cache
- Electronic Signature
 - Manufacturer ID: 01h
- Operating Temperature
 - □ Industrial: –40 °C to 85 °C
 - □ Industrial Plus: -40 °C to 105 °C

Performance

- Page Read / Program
- □ Random access: 30 µs (Max)
- □ Sequential access: 45 ns (Min)
- □ Program time / Multiplane Program time: 300 µs (Typ)
- Block Erase / Multiplane Erase
 - □ Block Erase time: 3.5 ms (Typ)
- Reliability
 - □ 100,000 Program / Erase cycles (Typ) (with 4-bit ECC per 528 bytes)
- □ 10 Year Data retention (Typ)
- □ Blocks zero and one are valid and will be valid for at least 1000 program-erase cycles with ECC
- Package Options
 - □ Lead Free and Low Halogen
 - □ 63-Ball BGA 9 × 11 × 1 mm





Contents

1.	General Description	3
2.	Connection Diagram	3
3.	Pin Description	4
4.	Block Diagrams	5
5.	Addressing	6
6.	Read Status Enhanced	7
	Read IDRead Parameter Page	
	Electrical Characteristics	
8.2	Valid Blocks DC Characteristics	
X 3	Pin Canacitance	13

Doc	ument History Page	16
11.	Revision History	16
10.	Ordering Information	15
	Physical Diagram	
9.	Physical Interface	14
	for Allowed Stacking Configurations	13
8.4	Power Consumptions and Pin Capacitance	




1. General Description

The SkyHigh S34MS08G2 8-Gb NAND is offered in $1.8V_{CC}$ with x8 I/O interface. This document contains information for the S34MS08G2 device, which is a dual-die stack of two S34MS04G2 die. For detailed specifications, please refer to the discrete die datasheet: S34MS01G2_04G2.

2. Connection Diagram

Figure 1. 63-BGA Contact, x8 Device, Single CE (Top View)



Note

Document Number: 002-00515 Rev. *I Page 3 of 16

^{1.} These pins should be connected to power supply or ground (as designated) following the ONFI specification, however they might not be bonded internally.



3. Pin Description

Table 1. Pin Description

Pin Name	Description
1/00 - 1/07	Inputs/Outputs. The I/O pins are used for command input, address input, data input, and data output. The I/O pins float to High-Z when the device is deselected or the outputs are disabled.
CLE	Command Latch Enable. This input activates the latching of the I/O inputs inside the Command Register on the rising edge of Write Enable (WE#).
ALE	Address Latch Enable . This input activates the latching of the I/O inputs inside the Address Register on the rising edge of Write Enable (WE#).
CE#	Chip Enable. This input controls the selection of the device. When the device is not busy CE# low selects the memory.
WE#	Write Enable. This input latches Command, Address and Data. The I/O inputs are latched on the rising edge of WE#.
RE#	Read Enable. The RE# input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid t _{REA} after the falling edge of RE# which also increments the internal column address counter by one.
WP#	Write Protect. The WP# pin, when low, provides hardware protection against undesired data modification (program / erase).
R/B#	Ready Busy. The Ready/Busy output is an Open Drain pin that signals the state of the memory.
VCC	Supply Voltage . The V_{CC} supplies the power for all the operations (Read, Program, Erase). An internal lock circuit prevents the insertion of Commands when V_{CC} is less than V_{LKO} .
VSS	Ground.
NC	Not Connected.

Document Number: 002-00515 Rev. *I Page 4 of 16


A 0.1 μF capacitor should be connected between the V_{CC} Supply Voltage pin and the V_{SS} Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.
 An internal voltage detector disables all functions whenever V_{CC} is below 1.1V to protect the device from any involuntary program/erase during power transitions.




4. Block Diagrams

Address Register/ Counter Program Erase Controller HV Generation 8192 Mbit + 512 Mbit (8 Gb Device) DECODER NAND Flash Memory Array WE# CE# Command Interface WP# Logic RE# Page Buffer Y Decoder Command Register I/O Buffer Register I/O0~I/O7

Figure 2. Functional Block Diagram — 8 Gb





Document Number: 002-00515 Rev. *I Page 5 of 16



Addressing

Table 2. Address Cycle Map

Bus Cycle	I/O0	I/O1	I/O2	I/O3	I/O4	I/O5	I/O6	1/07
1st / Col. Add. 1	A0 (CA0)	A1 (CA1)	A2 (CA2)	A3 (CA3)	A4 (CA4)	A5 (CA5)	A6 (CA6)	A7 (CA7)
2nd / Col. Add. 2	A8 (CA8)	A9 (CA9)	A10 (CA10)	A11 (CA11)	Low	Low	Low	Low
3rd / Row Add. 1	A12 (PA0)	A13 (PA1)	A14 (PA2)	A15 (PA3)	A16 (PA4)	A17 (PA5)	A18 (PLA0)	A19 (BA0)
4th / Row Add. 2	A20 (BA1)	A21 (BA2)	A22 (BA3)	A23 (BA4)	A24 (BA5)	A25 (BA6)	A26 (BA7)	A27 (BA8)
5th / Row Add. 3 (9)	A28 (BA9)	A29 (BA10)	A30 (BA11)	Low	Low	Low	Low	Low

Notes

- CAx = Column Address bit.
 PAx = Page Address bit.
- 6. PLA0 = Plane Address bit zero.
- 7. BAx = Block Address bit.
- Block address concatenated with page address and plane address = actual page address, also known as the row address.
 A30 for 8 Gb (4 Gb x 2 DDP) (1CE).

For the address bits, the following rules apply:

- A0–A11: column address in the page
- A12–A17: page address in the block
- A18: plane address (for multiplane operations) / block address (for normal operations)
- A19–A30: block address

Document Number: 002-00515 Rev. *I Page 6 of 16



Read Status Enhanced

Read Status Enhanced is used to retrieve the status value for a previous operation in the following cases:

- In the case of concurrent operations on a multi-die stack.

 When two dies are stacked to form a dual-die package (DDP), it is possible to run one operation on the first die, then activate a different operation on the second die, for example: Erase while Read, Read while Program, etc.
- In the case of multiplane operations in the same die.

7. Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h.


Note If you want to execute Read Status command (0x70) after Read ID sequence, you should input dummy command (0x00) before Read Status command (0x70).

For the S34MS08G2 device, five read cycles sequentially output the manufacturer code (01h), and the device code and 3rd, 4th, and 5th cycle ID, respectively. The command register remains in Read ID mode until further commands are issued to it.

Table 3. Read ID for Supported Configurations

Density	Org	V _{cc}	1st	2nd	3rd	4th	5th
4 Gb	x8	1.8V	01h	ACh	90h	15h	56h
8 Gb (4 Gb × 2 – DDP with one CE#)	x8	1.8V	01h	A3h	D1h	15h	5Ah

Figure 4. Read ID Operation Timing — 8 Gb



Document Number: 002-00515 Rev. *I Page 7 of 16



5th ID Data

Table 4. Read ID Byte 5 Description

	Description	I/O7	I/O6 I/O5 I/O4	I/O3 I/O2	I/O1 I/O0
FCC Lovel	1 bit / 512 bytes				0 0
	2 bit / 512 bytes				0 1
ECC Level	4 bit / 512 bytes				1 0
	8 bit / 512 bytes				11
	1			0 0	
Plane Number	2			0 1	
	4			1 0	
	8			1 1	
	64 Mb		000		
	128 Mb		0 0 1		
DI 0:	256 Mb		0 1 0		
Plane Size (without spare area)	512 Mb		0 1 1		
(without spare area)	1 Gb		100		
	2 Gb		101		
	4 Gb		110		
Reserved		0			



7.1 Read Parameter Page

The device supports the ONFI Read Parameter Page operation, initiated by writing ECh to the command register, followed by an address input of 00h. The command register remains in Parameter Page mode until further commands are issued to it.

Table 5 explains the parameter fields.

Note For 32nm SkyHigh's NAND, for a particular condition, the Read Parameter Page command does not give the correct values. To overcome this issue, the host must issue a Reset command before the Read Parameter Page command. Issuance of Reset before the Read Parameter Page command will provide the correct values and will not output 00h values.

Table 5. Parameter Page Description

Byte	O/M	Description	Values
		Revision Information and Features B	lock
0–3	М	Parameter page signature Byte 0: 4Fh, "O" Byte 1: 4Eh, "N" Byte 2: 46h, "F" Byte 3: 49h, "I"	4Fh, 4Eh, 46h, 49h
4–5	М	Revision number 2-15 Reserved (0) 1 1 = supports ONFI version 1.0 0 Reserved (0)	02h, 00h
6–7	М	Features supported 5-15 Reserved (0) 4 1 = supports odd to even page Copyback 3 1 = supports interleaved operations 2 1 = supports non-sequential page programming 1 1 = supports multiple LUN operations 0 1 = supports 16-bit data bus width	1Eh, 00h
8–9	М	Optional commands supported 6-15 Reserved (0) 5 1 = supports Read Unique ID 4 1 = supports Copyback 3 1 = supports Read Status Enhanced 2 1 = supports Get Features and Set Features 1 1 = supports Read Cache commands 0 1 = supports Page Cache Program command	3Bh, 00h
10–31		Reserved (0)	00h
	ı	Manufacturer Information Block	
32–43	М	Device manufacturer (12 ASCII characters)	53h, 50h, 41h, 4Eh, 53h, 49h, 4Fh, 4Eh, 20h, 20h, 20h, 20h
44–63	М	Device model (20 ASCII characters)	53h, 33h, 34h, 4Dh, 53h, 30h, 38h, 47h, 32h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 2
64	М	JEDEC manufacturer ID	01h
65–66	0	Date code	00h
67–79		Reserved (0)	00h
	•	Memory Organization Block	
80–83	М	Number of data bytes per page	00h, 08h, 00h, 00h
84–85	М	Number of spare bytes per page	80h, 00h
86–89	М	Number of data bytes per partial page	00h, 00h, 00h, 00h
90–91	М	Number of spare bytes per partial page	00h, 00h
92–95	М	Number of pages per block	40h, 00h, 00h, 00h

Document Number: 002-00515 Rev. *I



Table 5. Parameter Page Description (Continued)

Byte	O/M	Description	Values
96–99	М	Number of blocks per logical unit (LUN)	00h, 20h, 00h, 00h
100	М	Number of logical units (LUNs)	01h
101	М	Number of address cycles 4-7 Column address cycles 0-3 Row address cycles	23h
102	М	Number of bits per cell	01h
103–104	М	Bad blocks maximum per LUN	A3h, 00h
105–106	М	Block endurance	01h, 05h
107	М	Guaranteed valid blocks at beginning of target	01h
108–109	М	Block endurance for guaranteed valid blocks	01h, 03h
110	М	Number of programs per page	04h
111	М	Partial programming attributes 5-7 Reserved 4 1 = partial page layout is partial page data followed by partial page spare 1-3 Reserved 0 1 = partial page programming has constraints	00h
112	М	Number of bits ECC correctability	04h
113	М	Number of interleaved address bits 4-7 Reserved (0) 0-3 Number of interleaved address bits	01h
114	0	Interleaved operation attributes 4-7 Reserved (0) 3 Address restrictions for program cache 2 1 = program cache supported 1 1 = no block address restrictions 0 Overlapped / concurrent interleaving support	04h
115–127		Reserved (0)	00h
		Electrical Parameters Block	
128	М	I/O pin capacitance	0Ah
129–130	М	Timing mode support 6-15 Reserved (0) 5 1 = supports timing mode 5 4 1 = supports timing mode 4 3 1 = supports timing mode 3 2 1 = supports timing mode 2 1 1 = supports timing mode 1 0 1 = supports timing mode 0, shall be 1	03h, 00h
131–132	0	Program cache timing mode support 6-15 Reserved (0) 5 1 = supports timing mode 5 4 1 = supports timing mode 4 3 1 = supports timing mode 3 2 1 = supports timing mode 2 1 1 = supports timing mode 1 0 1 = supports timing mode 0	03h, 00h
133–134	М	t _{PROG} Maximum page program time (μs)	BCh, 02h
	_	t _{BERS} Maximum block erase time (µs)	10h, 27h



Table 5. Parameter Page Description (Continued)

Byte	O/M	Description	Values				
137–138	М	t _R Maximum page read time (μs)	1Eh, 00h				
139–140	М	t _{CCS} Minimum Change Column setup time (ns)	C8h, 00h				
141–163		Reserved (0)	00h				
	Vendor Block						
164–165	М	Vendor specific Revision number	00h				
166–253		Vendor specific	00h				
254–255	М	Integrity CRC	18h, C2h				
		Redundant Parameter Pages					
256–511	М	Value of bytes 0-255	Repeat Value of bytes 0-255				
512–767	М	Value of bytes 0-255	Repeat Value of bytes 0-255				
768+	0	Additional redundant parameter pages	FFh				

Note 10. "O" Stands for Optional, "M" for Mandatory.



Electrical Characteristics

8.1 Valid Blocks

Table 6. Valid Blocks

Device	Symbol	Min	Тур	Max	Unit
S34MS04G2	N_{VB}	4016	_	4096	Blocks
S34MS08G2	N_{VB}	8032 ^[11]	_	8192	Blocks

11. Each 4 Gb has maximum 80 bad blocks.

8.2 **DC Characteristics**

Table 7. DC Characteristics and Operating Conditions

Parame	ter	Symbol	Test Conditions	Min	Тур	Max	Units
Power On Current		I _{CC0}	FFh command input after power on	_	_	50 per device	
	Sequential Read	I _{CC1}	$t_{RC} = t_{RC} \text{ (min)}$ $CE\# = V_{IL},$ $I_{OUT} = 0 \text{ mA}$		15	30	
Operating Current	Program	1	Normal		15	30	mA
	i logialli	I _{CC2}	Cache		15	30	
	Erase	I _{CC3}	_	_	15	30	
Standby Current, (TTL)		I _{CC4}	CE# = V _{IH} , WP# = 0V/Vcc	-	_	1	
Standby Current, (CMOS)		I _{CC5}	$CE\# = V_{CC}-0.2,$ $WP\# = 0/V_{CC}$	_	10	50	
Input Leakage Current		ILI	$V_{IN} = 0$ to $V_{CC}(max)$	_	_	±10	μA
Output Leakage Current		I _{LO}	$V_{OUT} = 0$ to $V_{CC}(max)$	_	_	±10	
Input High Voltage		V _{IH}	_	V _{CC} x 0.8	_	V _{CC} + 0.3	
Input Low Voltage		V _{IL}	_	-0.3	_	V _{CC} x 0.2	V
Output High Voltage		V _{OH}	I _{OH} = -400 μA	2.4	_	_	V
Output Low Voltage		V _{OL}	I _{OL} = 2.1 mA	_	_	0.4	
Output Low Current (R/B	#)	I _{OL(R/B#)}	V _{OL} = 0.4V	8	10	_	mA
Erase and Program Lock	out Voltage	V_{LKO}	_	_	1.1	_	V

Document Number: 002-00515 Rev. *I Page 12 of 16

^{12.} All V_{CC} pins, and V_{SS} pins respectively, are shorted together.
13. Values listed in this table refer to the complete voltage range for V_{CC} and to a single device in case of device stacking.
14. All current measurements are performed with a 0.1 μF capacitor connected between the V_{CC} Supply Voltage pin and the V_{SS} Ground pin.

^{15.} Standby current measurement can be performed after the device has completed the initialization process at power up.



8.3 Pin Capacitance

Table 8. Pin Capacitance (TA = 25°C, f=1.0 MHz)

Parameter	Symbol	Test Condition	Min	Max	Unit	
Input	C _{IN}	V _{IN} = 0V	_	10	nE	
Input / Output	C _{IO}	V _{IL} = 0V	_	10	p⊦	

Note

8.4 Power Consumptions and Pin Capacitance for Allowed Stacking Configurations

When multiple dies are stacked in the same package, the power consumption of the stack will increase according to the number of chips. As an example, the standby current is the sum of the standby currents of all the chips, while the active power consumption depends on the number of chips concurrently executing different operations.

When multiple dies are stacked in the same package the pin/ball capacitance for the single input and the single input/output of the combo package must be calculated based on the number of chips sharing that input or that pin/ball.

Document Number: 002-00515 Rev. *I Page 13 of 16

^{16.} For the stacked devices version the Input is 10 pF x [number of stacked chips] and the Input/Output is 10 pF x [number of stacked chips].




Physical Interface

Physical Diagram 9.1

9.1.1 63-Pin Ball Grid Array (BGA)

Figure 5. VLD063 — 63-Pin BGA, 11 mm x 9 mm Package



PACKAGE		VLD 063					
JEDEC		M0-207(M)					
	11.0	00 mm x 9.00 PACKAGE	mm				
SYMBOL	MIN	NOM	MAX	NOTE			
Α			1.00	PROFILE			
A1	0.25			BALL HEIGHT			
D		11.00 BSC.		BODY SIZE			
Е	9.00 BSC.			BODY SIZE			
D1	8.80 BSC.			MATRIX FOOTPRINT			
E1	7.20 BSC.			MATRIX FOOTPRINT			
MD		12		MATRIX SIZE D DIRECTION			
ME		10		MATRIX SIZE E DIRECTION			
n	63			BALL COUNT			
ØЬ	0.40	0.45	0.50	BALL DIAMETER			
eЕ	0.80 BSC.			BALL PITCH			
eD		0:80 BSC.		BALL PITCH			
SD		0.40 BSC.		SOLDER BALL PLACEMENT			
SE		0.40 BSC.		SOLDER BALL PLACEMENT			
_	D1,D2,E F1,F2,F H1,H2,	B2-B8,C1,C2 D9,D10,E1,E2 9,F10,G1,G2 H9,H10,J1,J2 K1,K2,K9,K1 L3-L8,M3-M8	2,E9,E10 ,G9,G10 2,J9,J10	DEPOPULATED SOLDER BALLS			

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH. 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 - SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 - $\ensuremath{\mathsf{n}}$ IS THE TOTAL NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "S TOK MINTAK SIZE MID AND MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.


 SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND BAND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
 - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- ** "INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.



10. Ordering Information

The ordering part number is formed by a valid combination of the following:



Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Valid Combinations												
Device Family	Density	Technology	Bus Width	Package Type	Temperature Range	Additional Ordering Options	Packing Type	Package Description				
S34MS	08G	2	01	ВН	I, A, V, B	00	0, 3	BGA				

Document Number: 002-00515 Rev. *I