

RoHS

Pulse Width Modulation Amplifier

FEATURES

- WIDE SUPPLY RANGE—16-100V
- 30A CONTINUOUS TO 60°C case
- 3 PROTECTION CIRCUITS
- ANALOG OR DIGITAL INPUTS
- SYNCHRONIZED OR EXTERNAL OSCILLATOR
- FLEXIBLE FREQUENCY CONTROL

APPLICATIONS

- MOTORS TO 4HP
- REACTIVE LOADS
- LOW FREQUENCY SONAR
- LARGE PIEZO ELEMENTS
- OFF-LINE DRIVERS
- C-D WELD CONTROLLER

DESCRIPTION


The SA03 is a pulse width amplifier that can supply 3000W to the load. An internal 45kHz oscillator requires no external components. The clock input stage divides the oscillator frequency by two, which provides the basic switching of 22.5 kHz. External oscillators may also be used to lower the switching frequency or to synchronize multiple amplifiers. Current sensing is provided for each half of the bridge giving amplitude and direction data. A shutdown input turns off all four drivers of the H bridge output. A high side current limit and the programmable low side current limit protect the amplifier from shorts to supply or ground in addition to load shorts. The H bridge output MOSFETs are protected from thermal overloads by directly sensing the temperature of the die. The 12-pin hermetic MO-127 power package occupies only 3 square inches of board space.

BLOCK DIAGRAM AND TYPICAL APPLICATION




12-PIN POWER DIP PACKAGE STYLE CR

EXTERNAL CONNECTIONS



Case tied to pin 5. Allow no current in case. Bypassing of supplies is required. Package is Apex MO-127 (STD). See Outline Dimensions/Packages in Apex data book.

If +PWM > RAMP/–PWM then A OUT > B OUT.





ABSOLUTE MAXIMUM RATINGS	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
PARAMETER	TEST CONDITIONS ²	MIN	ТҮР	MAX	UNITS
CLOCK (CLK) CLK OUT, high level ⁴ CLK OUT, low level ⁴ FREQUENCY RAMP, center voltage RAMP, P-P voltage CLK IN, low level ⁴ CLK IN, high level ⁴	I _{out} ≤ 1mA I _{out} ≤ 1mA	4.8 0 44 0 3.7	45 5 4	5.3 .4 46 .9 5.4	V V KHz V V V V
OUTPUT TOTAL R _{on} EFFICIENCY, 10A output SWITCHING FREQUENCY CURRENT, continuous ⁴ CURRENT, peak ⁴	V _s = 100V OSC in ÷ 2 60°C case	22 30 40	97 22.5	.16 23	Ω % kHz A A
POWER SUPPLY VOLTAGE, V_s VOLTAGE, V_{cc} CURRENT, V_{cc} CURRENT, V_{cc} , shutdown CURRENT, V_s	Full temperature range Full temperature range $I_{OUT} = 0$ No Load	16 ⁵ 14	60 15	100 16 80 50 50	V V mA mA
I _{LM} /SHUTDOWN TRIP POINT INPUT CURRENT		90		110 100	mV nA
THERMAL ³ RESISTANCE, junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	Full temperature range, for each die Full temperature range Meets full range specifications	-25	12	.83 +85	°C/W °C/W °C

NOTES: 1. Each of the two active output transistors can dissipate 150W.

2.


- Unless otherwise noted: $T_c = 25^{\circ}$ C, V_s , V_{cc} at typical specification. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power З. dissipation to achieve high MTTF. For guidance, refer to the heatsink data sheet.
- 4. Guaranteed but not tested.
- If 100% duty cycle is not required $V_{S(MIN)} = 0V$. 5.

CAUTION

The SA03 is constructed from MOSFET transistors. ESD handling procedures must be observed.

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.







GENERAL

Please read Application Note 30 on "PWM Basics". Refer to Application Note 1 "General Operating Considerations" for helpful information regarding power supplies, heat sinking and mounting. Visit www.apexanalog.com for design tools that help automate pwm filter design; heat sink selection; Apex Microtechnology's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

CLOCK CIRCUIT AND RAMP GENERATOR

The clock frequency is internally set to a frequency of approximately 45kHz. The CLK OUT pin will normally be tied to the CLK IN pin. The clock is divided by two and applied to an RC network which produces a ramp signal at the –PWM/RAMP pin. An external clock signal can be applied to the CLK IN pin for synchronization purposes. If a clock frequency lower than 45kHz is chosen an external capacitor must be tied to the –PWM/RAMP pin. This capacitor, which parallels an internal capacitor, must be selected so that the ramp oscillates 4 volts p-p with the lower peak 3 volts above ground.

PWM INPUTS

The full bridge driver may be accessed via the pwm input comparator. When +PWM > -PWM then A OUT > B OUT. A motion control processor which generates the pwm signal can drive these pins with signals referenced to GND.


PROTECTION CIRCUITS


In addition to the externally programmable current limit there is also a fixed internal current limit which senses only the high side current. It is nominally set to 140% of the continuous rated output current. Should either of the outputs be shorted to ground the high side current limit will latch off the output transistors. Also, the temperature of the output transistors is continually monitored. Should a fault condition occur which raises the temperature of the output transistors to 165°C the thermal protection circuit will activate and also latch off the output transistors. In either case, it will be necessary to remove the fault condition and recycle power to $V_{\rm cc}$ and $+V_{\rm s}$ to restart the circuit.

CURRENT LIMIT

There are two load current sensing pins, I SENSE A and I SENSE B. The two pins can be shorted in the voltage mode connection but both must be used in the current mode connection (see figures A and B). It is recommended that R_{LIMIT} resistors be non-inductive. Load current flows in the I SENSE

pins. To avoid errors due to lead lengths connect the I LIMIT/ SHDN pin directly to the R_{LIMIT} resistors (through the filter network and shutdown divider resistor) and connect the R_{LIMIT} resistors directly to the GND pin.





Switching noise spikes will invariably be found at the I SENSE pins. The noise spikes could trip the current limit threshold which is only 100 mV. R_{FILTER} and C_{FILTER} should be adjusted so as to reduce the switching noise well below 100 mV to prevent false current limiting.

The sum of the DC level plus the noise peak will determine the current limiting value.As in most

FIGURE B. CURRENT LIMIT WITH SHUTDOWN CURRENT MODE.

switching circuits it may be difficult to determine the true noise amplitude without careful attention to grounding of the oscilloscope probe. Use the shortest possible ground lead for the probe and connect exactly at the GND terminal of the amplifier. Suggested starting values are $C_{\text{FILTER}} = .01 \text{uF}$, $R_{\text{FILTER}} = 5 \text{k}$.

The required value of $R_{\mbox{\tiny LIMIT}}$ in voltage mode may be calculated by:

$$R_{\text{LIMIT}} = .1 \text{ V} / I_{\text{LIMIT}}$$

where R_{LIMIT} is the required resistor value, and I_{LIMIT} is the maximum desired current. In current mode the required value of each R_{LIMIT} is 2 times this value since the sense voltage is divided down by 2 (see Figure B). If R_{SHDN} is used it will further divide down the sense voltage. The shutdown divider network will also have an effect on the filtering circuit.

BYPASSING

Adequate bypassing of the power supplies is required for proper operation. Failure to do so can cause erratic and low efficiency operation as well as excessive ringing at the outputs. The Vs supply should be bypassed with at least a 1 μ F ceramic capacitor in parallel with another low ESR capacitor of at least 10 μ F per amp of output current. Capacitor types rated for switching applications are the only types that should be considered. The bypass capacitors must be physically connected directly to the power supply pins. Even one inch of lead length will cause excessive ringing at the outputs. This is due to the very fast switching times and the inductance of the lead connection. The bypassing requirements of the Vcc supply are less stringent, but still necessary. A .1 μ F to .47 μ F ceramic capacitor connected directly to the Vcc pin will suffice.

STARTUP CONDITIONS

The high side of the all N channel output bridge circuit is driven by bootstrap circuit and charge pump arrangement. In order for the circuit to produce a 100% duty cycle indefinitely the low side of each half bridge circuit must have previously been in the ON condition. This means, in turn, that if the input signal to the SA03 at startup is demanding a 100% duty cycle, the output may not follow the command and may be in a tristate condition. The ramp signal must cross the input signal at some point to correctly determine the output state. After the ramp crosses the input signal level one time, the output state will be correct thereafter.