



Pulse Width Modulation Amplifiers



FEATURE

- HIGH FREQUENCY SWITCHING 200 kHz
- WIDE SUPPLY RANGE—16-200V
- 15A CONTINUOUS TO 65°C CASE
- 3 PROTECTION CIRCUITS
- ANALOG OR DIGITAL INPUTS
- SYNCHRONIZED OR EXTERNAL OSCILLATOR
- FLEXIBLE FREQUENCY CONTROL

APPLICATIONS

- REACTIVE LOADS
- LOW FREQUENCY SONAR
- LARGE PIEZO ELEMENTS
- OFF-LINE DRIVERS
- C-D WELD CONTROLLER

DESCRIPTION


The SA12 is a pulse width modulation amplifier that can supply 3000W to the load. An internal 400kHz oscillator requires no external components. The clock input stage divides the oscillator frequency by two, which provides the 200 kHz switching frequency. External oscillators may also be used to lower the switching frequency or to synchronize multiple amplifiers. Current sensing is provided for each half of the H-bridge giving amplitude and direction data. A shutdown input turns off all four drivers of the H-bridge output. A high side current limit and the programmable low side current limit protect the amplifier from shorts to supply or ground in addition to load shorts. The H-bridge output MOSFETs are protected from thermal overloads by directly sensing the temperature of the die. The 12-pin hermetic MO-127 power package occupies only 3 square inches of board space.

BLOCK DIAGRAM AND TYPICAL APPLICATION




12-PIN POWER DIP PACKAGE STYLE CR

EXTERNAL CONNECTIONS



Case tied to pin 5. Allow no current in case. Bypassing of supplies is required. Package is Apex MO-127 (STD). See Outline Dimensions/Packages in Apex data book.

*See text. As +PWM goes more positive, A OUT duty cycle





ABSOLUTE MAXIMUM RATINGS

 OPERATING TEMPERATURE RANGE, case
 -55 to +125°C

 INPUT VOLTAGE, +PWM
 0 to +11V

 INPUT VOLTAGE, -PWM
 0 to +11V

 INPUT VOLTAGE, I_{IM}
 0 to +10V

SPECIFICATIONS

PARAMETER	TEST CONDITIONS ²	MIN	TYP	MAX	UNITS
CLOCK (CLK) CLK OUT, high level ⁴ CLK OUT, low level ⁴ FREQUENCY RAMP, center voltage RAMP, P-P voltage CLK IN, low level ⁴ CLK IN, high level ⁴	I _{OUT} ≤ 1mA I _{OUT} ≤ 1mA	4.8 0 392 0 3.7	400 5 4	5.3 .4 408	V V kHz V V V
OUTPUT TOTAL R _{on} ⁴ EFFICIENCY, 10A output SWITCHING FREQUENCY CURRENT, continuous ⁴ CURRENT, peak ⁴	V _s = 200V OSC in ÷ 2 65°C case	196 15 20	97 200	.4 204	Ω % kHz A
POWER SUPPLY VOLTAGE, V _s VOLTAGE, V _{cc} CURRENT, V _{cc} CURRENT, V _{cc} , shutdown CURRENT, V _s	Full temperature range Full temperature range I _{OUT} = 0 No Load	16 14	120 15	200 16 125 80 200	V V mA mA
I _{LIM} /SHUTDOWN TRIP POINT INPUT CURRENT		90		110 100	mV nA
THERMAL ³ RESISTANCE, junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	Full temperature range, for each die Full temperature range Meets full range specifications	-25	12	1 +85	°C/W °C/W

NOTES: 1.

- 1. Each of the two active output transistors can dissipate 125W.
- 2. Unless otherwise noted: $T_c = 25$ °C, V_s , V_{cc} at typical specification.
- Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to the heatsink data sheet.
- Guaranteed but not tested.


CAUTION

The SA12 is constructed from MOSFET transistors. ESD handling procedures must be observed.

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

2 SA12U





SA12U 3



GENERAL

Please read Application Note 30 on "PWM Basics". Refer to Application Note 1 "General Operating Considerations" for helpful information regarding power supplies, heat sinking and mounting. Visit www.Apexanalog.com for design tools that help automate pwm filter design; heat sink selection; Apex Microtechnology's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

CLOCK CIRCUIT AND RAMP GENERATOR

The clock frequency is internally set to a frequency of approximately 400kHz. The CLK OUT pin will normally be tied to the CLK IN pin. The clock is divided by two and applied to an RC network which produces a ramp signal at the -PWM/ RAMP pin. An external clock signal can be applied to the CLK IN pin for synchronization purposes. If a clock frequency lower than 400kHz is chosen an external capacitor must be tied to the -PWM/RAMP pin. This capacitor, which parallels an internal capacitor, must be selected so that the ramp oscillates 4 volts p-p with the lower peak 3 volts above ground.

PWM INPUTS

The full bridge driver may be accessed via the pwm input comparator. When +PWM > -PWM then A OUT > B OUT. A motion control processor which generates the pwm signal can drive these pins with signals referenced to GND.

PROTECTION CIRCUITS

A fixed internal current limit senses the high side current. Should either of the outputs be shorted to ground the high side current limit will latch off the output transistors. The temperature of the output transistors is also monitored. Should a fault condition raise the temperature of the output transistors to 165°C the thermal protection circuit will latch off the output transistors. The latched condition can be cleared by either recycling the V_{cc} and +V_s power or by toggling the I LIMIT/SHDN input with a 10V pulse. See Figures A and B. The outputs will remain off as long as the shutdown pulse is high (10V).

When supply voltage is over 100V, these circuits may not protect the FET switches in the case of short circuits directly at the pins of the amplifier. However, a small inductance between the amplifier and the short circuit will limit current rise time and the protection circuits will be effective. A pair of 12 inch wires is adequate inductance.

CURRENT LIMIT

There are two load current sensing pins, I SENSE A and I SENSE B. The two pins can be shorted in the voltage mode connection but both must be used in the current mode connection (see figures A and B). It is recommended that R_{LIMIT} resistors be noninductive. Load current flows




FIGURE A. CURRENT LIMIT WITH SHUTDOWN VOLTAGE MODE.

in the I SENSE pins. To avoid errors due to lead lengths connect the I LIMIT/SHDN pin directly to the $\mathbf{R}_{\text{\tiny LIMIT}}$ resistors (through the filter network and shutdown divider resistor) and connect

the $\mathbf{R}_{\mbox{\tiny LIMIT}}$ resistors directly to the I SENSE A 5K GND pin. Switching noise spikes will in-∮R _{LIMIT} variably be found at the I SENSE pins. The noise spikes could trip




FIGURE B. CURRENT LIMIT WITH SHUTDOWN CURRENT MODE.

should be adjusted so as to reduce the switching noise well below 100 mV to prevent false current limiting. The sum of the DC level plus the noise peak will determine the current limiting value. As in most

switching circuits it may be difficult to determine the true noise amplitude without careful attention to grounding of the oscilloscope probe. Use the shortest possible ground lead for the probe and connect exactly at the GND terminal of the amplifier. Suggested starting values are $C_{FILTER} = .01 uF$, $R_{FILTER} = 5k$.

The required value of R, in voltage mode may be calculated by:

$$R_{LIMIT} = .1 \text{ V} / I_{LIMIT}$$

where $R_{\text{\tiny LIMIT}}$ is the required resistor value, and $I_{\text{\tiny LIMIT}}$ is the maximum desired current. In current mode the required value of each R_{IMIT} is 2 times this value since the sense voltage is divided down by 2 (see Figure B). If R_{SHDN} is used it will further divide down the sense voltage. The shutdown divider network will also have an effect on the filtering circuit.

BYPASSING

Adequate bypassing of the power supplies is required for proper operation. Failure to do so can cause erratic and low efficiency operation as well as excessive ringing at the outputs. The Vs supply should be bypassed with at least a 1µF ceramic capacitor in parallel with another low ESR capacitor of at least 10µF per amp of output current. Capacitor types rated for switching applications are the only types that should be considered. The bypass capacitors must be physically connected directly to the power supply pins. Even one inch of lead length will cause excessive ringing at the outputs. This is due to the very fast switching times and the inductance of the lead connection. The bypassing requirements of the Vcc supply are less stringent, but still necessary. A .1μF to .47μF ceramic capacitor connected directly to the Vcc pin will suffice.

MODULATION RANGE

The high side of the all N channel H-bridge is driven by a bootstrap circuit. For the output circuit to switch high, the low side circuit must have previously been switched on in order to charge the bootstrap capacitor. Therefore, if the input signal to the SA12 demands a 100% duty cycle upon start-up the output will not follow and will be in a tri-state (open) condition. The ramp signal must cross the input signal at some point to correctly determine the output state. After the ramp crosses the input signal one time the output state will be correct thereafter. In addition, if during normal operation the input signal drives the SA12 beyond its linear modulation range (approximately 95%) the output will jump to 100% modulation.

4 **SA12U**