

Digital Power Processor SA4041 (IXC2)

Device Overview

SA4041 Digital Power Processor is a highly integrated mixed-signal IC with the industry's most complete set of analog and digital power peripherals for high-performance power system designs. The processor enables designs with low parts count, high power density and a low BOM cost. It supports variable frequency operation and control methodologies for low EMI/RFI. SA4041 also optimizes efficiency at all power levels by seamlessly changing between burst mode, continuous-conduction mode & transition mode control methods. It has enough bandwidth to control SiC/GaN devices.

Features

Rich power control-centric analog

Peripherals:

- Sixteen-channel, 10-bit, 1.4 MS/s ADC
- 2 four-channel, 10-bit, 1.4 MS/s ADC
- 17 10 ns fast comparators
- 24 10-bit analog DACs for internal comparator threshold settings
- Two differential high-speed current sensing amplifier interfaces
- Programmable anti-alias low-pass filters
- Temperature sensing

Digital Power Engine and Peripherals:

- 32-bit RISC CPU with 64 KiB RAM
- 256 KiB internal SPI flash memory
- Switching engine for up to 8 drivers with gate control for cross-conduction protection
-
-

- Four event-driven timing engines with sixteen event processing channels for hysteresis control.
- Four PWM timers (10ns resolution, 625ps fractional)
- Up to four interleaved timers with real-time programmable phase shift (any phase shift) with 10ns resolution
- Dedicated high-performance digital AC PLL with a dedicated sensing comparator for grid synchronization
- Simultaneous adjustable real-time update of frequency and duty cycle.
Junction temperature - 40 to 125° C.

Applications

- AC/DC - Power-Factor-Corrected- Bridgeless & Interleaved
- DC/DC - LLC, Half-Bridge, Phase-Shifted Full-Bridge, etc.
- Charging – On-board (EV), Charge Stations, Off-grid
- Inverters – Bidirectional, Automotive, UPS and Storage
- Heavy Industrial – Electrified Equipment, HVAC, Welding
- Single-panel and dual-panel micro-inverters
- Battery and fuel cell inverters (unidirectional and bidirectional)
- VAR compensator
- Interleaved multi-phase battery charger for high-power applications

Description

The SA4041 is a digital power processor. One IC offers high-speed analog peripherals, digital accelerators, event control, and digital processing. Its flexibility and performance enables designers to meet demanding compliance standards. Industrial, automotive, and renewable energy applications can benefit significantly from the enhanced performance and reduced component count it offers. The solution addresses many power conversion applications. It easily fits into advanced topologies for AC-DC inverters, battery chargers, and isolated DC-DC converters.

The SA4041 has an advanced mixed-signal architecture. The core is a 32-bit RISC 50 MHz micro-processor. A rich set of high-performance digital power peripherals supports the core. Communications, data memory, and general-purpose inputs and outputs (GPIO) are also provided.

The SA4041 is a fully software-programmable platform. Programming enables control, monitoring and optimization. Those features allow a design solution to meet aggressive requirements. It also allows for easily differentiated products for competitive markets. Solantro bundles a software development environment with application-specific evaluation hardware to enable customers to achieve faster time-to-market.

The SA4041 arose from extensive experience in power systems design. Those systems frequently require optimization of multiple voltages through control loops with adaptive dead-time control of multiple power trains and phases. For example, Totem-Pole PFC, LLC, and Interleaved PFC need such complex control schemes. Here, the core architecture optimizes processor usage by using high speed analog peripherals, digital accelerators and a high performance PLL. The peripherals control high speed loop functions leaving the digital core processor free to maintain low-speed functions. Those functions include slower control loops, protection, optimization and housekeeping. The SA4041 peripheral set is the industry's most complete single-chip offering. It includes configurable high-speed voltage/current sensing, and high-speed comparators (10nS), a variety of high-performance ADCs, DACs, programmable filtering, a multi-event interrupt-based timing engine, a high performance digital PLL, and PWM control for up to 8 power devices are integrated into a single digital power processor.

Functional Block Diagram




Figure 1 Functional block diagram




Figure 2 -High level block diagram of SA4041 Switching Engine

Contents

Device Overview	1
Features	1
Applications	1
Description	2
Functional Block Diagram	3
Contents.....	5
SA4041 pinout and pin functions.....	7
SA4041 80-LQFP Pinout	7
Pin descriptions	8
SA4041 specifications and characteristics.....	11
Absolute maximum electrical specifications	11
Electrical characteristics	11
Supply voltages and power consumption.....	11
AN _x _CMP _x (x = 0 to 3) specifications	12
AN _x _CMP _x (x = 0 to 3) Variable Gain Amplifier (VGA) Gain 1, 2, 4, and 8	12
AN _x _CMP _x (x = 0 to 3) 4 th order low pass filter (25 kHz, 50 kHz, or 100 kHz) specifications	12
AN4, AN5, AN6, AN7_DACVR, AN8 and AN9 specifications	13
Subtractor (SUB) for AN4, AN5, AN6, AN7_DACVR, AN8, AN9, AN12_ACP and AN13_ACN specifications	13
Subtractor (SUB) and low pass filter (LPF) for AN4, AN5, AN6, AN7_DACVR, AN8, AN9, AN12_ACP and AN13_ACN specifications	13
4 th order low pass filter (25 kHz, 50 kHz, or 100 kHz) for AN4, AN5, AN6, AN7_DACVR, AN8, AN9, AN12_ACP and AN13_ACN specifications.....	13
AN10P/N and AN11P/N (XCSt _x x = 0 and 1) specifications	14
AN10P/N and AN11P/N (XCSt _x x = 0 and 1) offset and gain specifications	14
4 th order low pass filter (25 kHz, 50 kHz, or 100 kHz) AN10P/N, AN11P/N, specifications.....	14
AN11P/N High Gain Amplifier (HGA) specifications.....	14
4 th order low pass filter (25 kHz, 50 kHz, or 100 kHz) AN10P/N, AN11P/N, specifications.....	14
DAC Specifications.....	15
Analog and digital regulators specifications	15
Temperature sensor	15
Power on Reset.....	15
Functional Description	17
Analog Interface	17
Analog inputs AN _x _CMP _x (x = 0 to 3).....	18
Analog inputs CMP _x (x = 4 ... 7).....	19
Analog inputs AN4, AN5, AN6, AN7_DACVR, AN8 and AN9.....	21
Analog inputs AN10P/N and AN11P/N	21
Analog inputs AN12_ACP and AN13_ACN.....	23
Analog to digital converters ADC0, ADC1 and ADC2.....	24
Analog DACs.....	32
Temperature sensor	33
Digital Interface.....	33
CPU	33

Interrupts	34
ROM and RAM.....	35
Memory map	35
Switching Engine	36
I/O Block.....	57
Timer	61
Grid PLL	64
Serial Peripheral Interface.....	73
UART interface.....	74
I ² C serial interface.....	77
Watchdog	78
Math Accelerators Block	79
Timer	80
Digital DAC	82
DEBUG	83
Applications, Implementation and Layout	87
Application	87
Implementations	87
PFC Architecture based on SA4041	87
LLC Architecture based on SA4041	92
MI-P700A PV inverter SA4041 based.....	93
1000 W AC battery inverter.....	94
SA4041 schematic checklist	96
Power supply connections.....	96
Regulators connections	97
0.9 V mid-rail voltage reference connections	97
Reset circuit connections.....	97
Crystal oscillator connections	98
Unused pins	98
Layout Example	98
Documentation Support	100
SA4041 Packaging	101
Revision History.....	104

SA4041 pinout and pin functions

SA4041 80-LQFP Pinout




Figure 3 - SA4041 80-LQFP Pinout

Pin descriptions

Table 1 - SA4041 Pin functionality

Name	SA4041 (80 pin)	Description
GND	1	Analog ground.
1V8A	2	1.8 V internally regulated analog supply. External decoupling required.
GND	3	Analog ground.
GND	4	Analog ground.
VDDA	5	Analog power supply. External decoupling required.
GND	6	Analog ground.
3V0A	7	3.0 V internal analog supply. Connect externally to other 3V0A pins and decouple.
CMP4	8	Analog dual comparators.
CMP5	9	Analog dual comparators.
CMP6	10	Analog dual comparators.
CMP7	11	Analog dual comparators.
AREF	12	Analog reference for pseudo-differential signaling.
AN4	13	Analog input on ADC2.
AN5	14	Analog input on ADC2.
AN6	15	Analog input on ADC2.
AN7_DACVR	16	Analog input on ADC2. Selected DAC voltage references.
AN8	17	Analog input on ADC2.
AN9	18	Analog input on ADC2.
AN12_ACP	19	Analog input on ADC1. AC PLL input.
AN13_ACN	20	Analog input on ADC1. AC PLL input.
1V8A	21	1.8 V internally regulated analog supply. External decoupling required.
GND	22	Analog ground
3V0A	23	3.0 V Power for ADCs. Connect externally to other 3V0A pins and decouple.
AN10P	24	Differential analog positive input on ADC2.
AN10N	25	Differential analog negative input on ADC2.
AN11P	26	Differential analog positive input on ADC2.
AN11N	27	Differential analog negative input on ADC2.
GPIO26	28	GPIO and alternate functions. GPIO input default.
GPIO27	29	GPIO and alternate functions. GPIO input default.
GND	30	Digital ground
GPIO18_DBG0	31	GPIO and alternate functions. Debug Channel 0 default.
GPIO19_DBG1	32	GPIO and alternate functions. Debug Channel 1 default.
GPIO20_DBG2_TCK	33	GPIO alternate functions and JTAG. JTAG TCK default. Debug Channel 2 default with JTAG disabled.
GPIO21_DBG3_TMS	34	GPIO alternate functions and JTAG. JTAG TMS default. Debug Channel 3 default

Name	SA4041 (80 pin)	Description
		with JTAG disabled.
GPIO22_DBG4_TDI	35	GPIO alternate functions and JTAG. JTAG TDI default. Debug Channel 4 default with JTAG disabled.
GPIO23_DBG5_TDO	36	GPIO alternate functions and JTAG. JTAG TDO default. Debug Channel 5 default with JTAG disabled.
GPIO8_TX0	37	GPIO and alternate functions. TX0 Default.
GPIO9_RX0	38	GPIO and alternate functions. RX0 Default.
GPIO24	39	GPIO and alternate functions. GPIO input default.
GPIO25	40	GPIO and alternate functions. GPIO input default.
GPIO10_HDLC_TX1	41	GPIO and alternate functions. TX1 Default. HDLC off by default.
GPIO11_HDLC_RX1	42	GPIO and alternate functions. RX1 Default. HDLC off by default.
GPIO0_DRV0LS	43	GPIO, alternate functions and driver control. Driver low output default.
GPIO1_DRV0HS	44	GPIO, alternate functions and driver control. Driver low output default.
GND	45	Digital ground
GPIO2_DRV1LS	46	GPIO, alternate functions and driver control. Driver low output default.
GPIO3_DRV1HS	47	GPIO, alternate functions and driver control. Driver low output default.
1V8D	48	1.8 V internally regulated digital supply. External decoupling required.
VDD	49	Power supply for the digital interface. External decoupling required.
GPIO4_DRV2LS	50	GPIO, alternate functions and driver control. Driver low output default.
GPIO5_DRV2HS	51	GPIO, alternate functions and driver control. Driver low output default.
GND	52	Digital ground
GPIO6_DRV3LS	53	GPIO, alternate functions and driver control. Driver low output default.
GPIO7_DRV3HS	54	GPIO, alternate functions and driver control. Driver low output default.
GPIO28	55	GPIO and alternate functions. GPIO input default.
GPIO29	56	GPIO and alternate functions. GPIO input default.
GPIO14_SEN	57	GPIO and alternate functions. SPI SEN Default.
GPIO15_SCK	58	GPIO and alternate functions. SPI SCK Default.
GPIO16_SDO	59	GPIO and alternate functions. SPI SDO Default.
GPIO17_SDI	60	GPIO and alternate functions. SPI SDI Default.
VDD	61	Power supply for the digital interface. External decoupling required.
GPIO30	62	GPIO and alternate functions. GPIO input default.
GPIO31	63	GPIO and alternate functions. GPIO input default.
GND	64	Digital ground
1V8D	65	1.8 V internally regulated digital supply. External decoupling required.
GPIO12_SCL	66	GPIO and alternate functions. I2C SCL Default.
GPIO13_SDA	67	GPIO and alternate functions. I2C SDA Default.
VDD	68	Power supply for the digital interface. External decoupling required.
SCAN	69	Scan test input

Name	SA4041 (80 pin)	Description
RSTB	70	Bidirectional active low reset. External pull-up resistor to VDD.
XO	71	Output for external 25 MHz crystal with external loading capacitor.
XI	72	Input for external 25 MHz crystal with external loading capacitor.
AN0_CMP0	73	Analog input on ADC0 and dual comparators.
AN1_CMP1	74	Analog input on ADC0 and dual comparators.
AN2_CMP2	75	Analog input on ADC0 and dual comparators.
AN3_CMP3	76	Analog input on ADC0 and dual comparators.
0V9A	77	0.9 V mid-rail voltage reference. External decoupling required.
GND	78	Analog ground
1V8A	79	1.8 V internally regulated analog supply. External decoupling required.
GND	80	Analog ground

SA4041 specifications and characteristics

Contact Solantro Semiconductor Corp. for any required specifications or characteristics information.

Absolute maximum electrical specifications

Table 2 lists the absolute maximum electrical specifications for the SA4041.

Warning! Operating beyond the limits specified in the following table may cause permanent damage to the device. Operating at the limits specified for extended periods may affect device reliability and lifetime.

Table 2 - SA4041 Absolute Maximum Electrical Specifications

Rating	Symbol/Pin	Value	Units
Supply voltage	VDDA and VDD	-0.3 to +3.6	V
Maximum inter-ground potential	VDD	-0.3 to +0.3	V
Low-voltage analog pin voltage	Vin_LV_analog	-0.3 to VDDA	V
Digital pin voltage	V_digital	-0.3 to VDD	V
Storage temperature range	T_storage	- 65 to +150	°C
ESD immunity (Human body model)	V_ESD	4000	V
Operating temperature	Ta	-40 to +105	°C
Junction temperature	Tj	-40 to +125	°C

Note: Unless otherwise specified, all voltages are with respect to the voltage at the GND. VD) return pins.

Operating ratings are conditions under which operation of the device is specified. For specific operating limits and associated test conditions, see the electrical characteristics.

Electrical characteristics

The following tables list the characterization parameters for the SA4041.

Supply voltages and power consumption

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Supply voltage	VDDA	3	3.3	3.5	V	
Supply voltage	VDD	2.7	3.3	3.5	V	
Internally regulated voltage	VD3A		3.0		V	VDDA > 3.2V
Internally regulated voltage	V1P8A, V1P8D		1.8		V	VDDA, VDD > 2.7V
Power consumption (operating mode)	Pw_opmode			300	mW	VDDA, VDD = 3.3V
Power consumption (low power mode)	Pw_lpmode			10	mW	VDDA, VDD = 3.3 V

AN_x_CMP_x (x = 0 to 3) specifications

Parameter	Minimum	Typical	Maximum	Unit	Conditions
Input signal range at AN _x _CMP _x pins	0		1.8	V	
DAC Full scale output range (absolute)			1.8	V	Absolute
DAC full scale absolute accuracy			0.25	%	
DAC resolution	10			bits	
Channel matching (POS and NEG levels)			1	%	Between separate channels
Channel matching (over/under levels)			10	%	Between separate channels
Full scale (ADC) signal window	0		1.8	V	
Full scale (ADC) signal window accuracy			0.2	%	Meter specification driven (ANSI spec of 0.2% and 0.5%)
ADC resolution	10			bits	
ADC effective sampling rate	0.06		1	MHz	

AN_x_CMP_x (x = 0 to 3) Variable Gain Amplifier (VGA) Gain 1, 2, 4, and 8

Parameter	Min	Typ	Max	Units	Conditions
VGA_GAIN=1	0.96	1	1.01	V/V	25 °C
VGA_DRIFT_GAIN=1	-44	-20	4	ppm/°C	-40 - 125 °C
OFFSET	-12	4	22	mV	25 °C
OFFSET_DRIFT	-16.5	20.2	56.9	uV/°C	-40 - 125 °C
VGA_GAIN=2	1.92	2	2.03	V/V	25 °C
VGA_DRIFT_GAIN=2	-133	-59	16	ppm/°C	-40 - 125 °C
OFFSET	-10	3	19	mV	25 °C
OFFSET_DRIFT	-0.2	0.1	0.4	uV/°C	-40 - 125 °C
VGA_GAIN=4	3.86	4	4.06	V/V	25 °C
VGA_DRIFT_GAIN=4	-295	-140	15	ppm/°C	-40 - 125 °C
OFFSET	-11	3	18	mV	25 °C
OFFSET_DRIFT	-33.2	15.8	64.7	uV/°C	-40 - 125 °C
VGA_GAIN=8	7.7	8	8.12	V/V	25 °C
VGA_DRIFT_GAIN=8	-622	-312	-2	ppm/°C	-40 - 125 °C
OFFSET	-11	3	18	mV	25 °C
OFFSET_DRIFT	-33.8	15.7	65.2	uV/°C	-40 - 125 °C

AN_x_CMP_x (x = 0 to 3) 4th order low pass filter (25 kHz, 50 kHz, or 100 kHz) specifications

Parameter	Min	Typ	Max	Units	Conditions
LPF_100kHz_BW	75	100	125	kHz	25 °C
LPF_100kHz_BW-Drift	75	111	148	Hz/°C	-40 to 125 °C
LPF_50kHz_BW	37.5	50	60.5	kHz	25 °C
LPF_50kHz_BW-Drift	39	57	75	Hz/°C	-40 to 125 °C
LPF_25kHz_BW	18.75	25	31.25	kHz	25 °C
LPF_25Hz_BW-Drift	19	29	40	Hz/°C	-40 to 125 °C

AN4, AN5, AN6, AN7_DACVR, AN8 and AN9 specifications

Parameter	Minimum	Typical	Maximum	Unit	Conditions
Input signal range at the pin	0		1.8	V	
Full scale (ADC) signal window	0		1.8	V	
Full scale (ADC) signal window accuracy			0.2	%	Meter specification driven (ANSI spec of 0.2% and 0.5%)
ADC resolution	10			bits	
ADC effective sampling rate	0.06		1	MHz	
Internal OSR noise reduction	12			bits	In 5 kHz bandwidth
	16			bits	In 60 Hz bandwidth (used for DC offset cancellation)

Subtractor (SUB) for AN4, AN5, AN6, AN7_DACVR, AN8, AN9, AN12_ACP and AN13_ACN specifications

Parameter	Min	Typ	Max	Units	Conditions
SUB _x _GAIN	0.85	1	1.13	V/V	25 °C
SUB _x _GAIN_DRIFT	-0.51	-0.005	0.50	%/°C	-40 to 125 °C
OFFSET	-13	2	17	mV	25 °C
OFFSET_DRIFT	-5.97	-0.31	5.36	mV/°C	-40 - 125 °C

Subtractor (SUB) and low pass filter (LPF) for AN4, AN5, AN6, AN7_DACVR, AN8, AN9, AN12_ACP and AN13_ACN specifications

Parameter	Min	Typ	Max	Units	Conditions
SUB _x +LPF _x _GAIN	0.988	0.993	0.996	V/V	25 °C
SUB _x +LPF _x _GAIN_DRIFT	-0.4	-0.09	0.02	%/°C	-40 to 125 °C
OFFSET	-16.4	6.5	31.5	mV	25 °C
OFFSET_DRIFT	-4.05	-0.91	2.2	mV/°C	-40 to 125 °C

4th order low pass filter (25 kHz, 50 kHz, or 100 kHz) for AN4, AN5, AN6, AN7_DACVR, AN8, AN9, AN12_ACP and AN13_ACN specifications

Parameter	Min	Typ	Max	Units	Conditions
LPF_100kHz_BW	75	100	125	kHz	25 °C
LPF_100kHz_BW-Drift	75	111	148	Hz/°C	-40 to 125 °C
LPF_50kHz_BW	37.5	50	60.5	kHz	25 °C
LPF_50kHz_BW-Drift	39	57	75	Hz/°C	-40 to 125 °C
LPF_25kHz_BW	18.75	25	31.25	kHz	25 °C
LPF_25Hz_BW-Drift	19	29	40	Hz/°C	-40 to 125 °C

AN10P/N and AN11P/N (XCSIx x = 0 and 1) specifications

Parameter	Minimum	Typical	Maximum	Unit	Conditions
Input signal range at AN10P/N and AN11P/N	-0.04	1.2	3	V	Absolute range
Channel matching					Maintained by 0.2% absolute accuracy requirement

AN10P/N and AN11P/N (XCSIx x = 0 and 1) offset and gain specifications

Parameter	Minimum	Typical	Maximum	Units	Conditions
XCSIx Gain=0.45 CM	0.898	0.912	0.927	V	25 °C
XCSIx Gain=0.45 CM Drift	-51	15	82	uV/°C	-40 to 125 °C
XCSIx Gain=0.45 Gain	0.416	0.45	0.46	V/V	25 °C
XCSIx Gain=0.45 Gain Drift	-64.4	-1	62.5	ppm/°C	-40 to 125 °C
XCSIx Gain=0.40 CM	0.873	0.905	0.938	V	25 °C
XCSIx Gain=0.40 CM Drift	-54	15	85	uV/°C	-40 to 125 °C
XCSIx Gain=0.40 Gain	0.38	0.40	0.42	V/V	25 °C
XCSIx Gain=0.40 Gain Drift	-108.8	-50	8.82	ppm/°C	-40 to 125 °C
XCSIx Gain=0.30 CM	0.887	0.911	0.935	V	25 °C
XCSIx Gain=0.30 CM Drift	-55	19	93	uV/°C	-40 to 125 °C
XCSIx Gain=0.30 Gain	0.29	0.3	0.33	V/V	25 °C
XCSIx Gain=0.30 Gain Drift	-65.9	-51	-35.86	ppm/°C	-40 to 125 °C

4th order low pass filter (25 kHz, 50 kHz, or 100 kHz) AN10P/N, AN11P/N, specifications

Parameter	Min	Typ	Max	Units	Conditions
LPF 100kHz BW	75	100	125	kHz	25 °C
LPF 100kHz BW-Drift	75	111	148	Hz/°C	-40 to 125 °C
LPF 50kHz BW	37.5	50	60.5	kHz	25 °C
LPF 50kHz BW-Drift	39	57	75	Hz/°C	-40 to 125 °C
LPF 25kHz BW	18.75	25	31.25	kHz	25 °C
LPF 25Hz BW-Drift	19	29	40	Hz/°C	-40 to 125 °C

AN11P/N High Gain Amplifier (HGA) specifications

Parameter	Minimum	Typical	Maximum	Units	Conditions
HGA Gain =120 CM		0.93		V	25 °C
HGA Gain =120 CM Drift		0.09		uV/°C	-40 to 125 °C
HGA Gain = 120 Gain		116		V/V	25 °C
HGA Gain =120 Gain Drift		0.19		ppm/°C	-40 to 125 °C
HGA Gain =60 CM		0.93		V	25 °C
HGA Gain =60 Offset Drift		-0.2		uV/°C	-40 to 125 °C
HGA Gain =60 Gain		63		V/V	25 °C
HGA Gain =60 Gain Drift		8.5		ppm/°C	-40 to 125 °C
HGA Gain =30 CM		0.9		V	25 °C
HGA Gain =30 CM Drift		5.6		mV/°C	-40 to 125 °C
HGA Gain= 30 Gain		32		V/V	25 °C
HGA Gain =30 Gain Drift		-0.09		%/°C	-40 to 125 °C

4th order low pass filter (25 kHz, 50 kHz, or 100 kHz) AN10P/N, AN11P/N, specifications

Parameter	Min	Typ	Max	Units	Conditions
HGA LPF 25kHz BW	18.75	25	31.25	kHz	25 °C
HGA LPF 25Hz BW-Drift	19	29	40	Hz/°C	- 40 to 125 °C

DAC Specifications

Parameter	Minimum	Typical	Maximum	Unit	Conditions
Input signal range	0		1.8	V	Referenced to local ground or to separate AREF signal
DAC (reference level setting) range	0		1.8	V	
DAC full scale accuracy (absolute)			1.0	%	
DAC (reference level setting) resolution	10			bits	
DAC (reference) update rate	0		1	MHz	
dv/dt full scale detection range	1		1000	mV/ μ s	
dv/dt range accuracy	-20		20	%	
dv/dt range resolution			1024	steps	
dv/dt threshold update rate	0		1	MHz	

Analog and digital regulators specifications

Parameter	Min	Typ	Max	Units	Conditions
Digital 1.8V Linear Regulator output voltage	1.789	1.809	1.829	V	25 °C, VDDA=VDD =3.3 V
Digital 1.8V Linear Regulator output voltage set to 1.7V	1.693	1.711	1.730	V	25 °C, VDDA=VDD =3.3V
Analog 1.8V Linear Regulator output voltage	1.796	1.821	1.845	V	25 °C, VDDA=VDD =3.3 V
Analog 3V Linear Regulator output voltage	2.970	3.013	3.057	V	25 °C, VDDA=VDD =3.3V
ADCCM output voltage	0.896	0.909	0.9220	V	25 °C, VDDA=VDD =3.3V
Analog Core Current Consumption	35.3	35.2	37.2	mA	25 °C, VDDA=VDD =3.3V
Digital Core Current Consumption	60.2	63.9	65.6	mA	25 °C, VDDA=VDD =3.3 V
Total Supply Current Consumption	95.5	99.1	102.8	mA	25 °C, VDDA=VDD =3.3 V

Temperature sensor

Parameter	Min	Typ	Max	Unit
Range	-40		125	°C
Resolution	-5		5	°C
Over-temperature detect level	125	100	145	°C

Parameter	Min	Typ	Max	Units	Conditions
Temperature Sensor output voltage	0.937	1.156	1.748	V	25 °C, VDDA=VDD =3.3 V
Temperature Sensor Slope	3.605	3.624	3.643	mV	-40 to 125 °C, VDDA=VDD =3.3V

Power on Reset

Parameter	Min	Typ	Max	Unit	Conditions
V _{th0}			1.4	V	Threshold below which the power on reset circuit is not active
V _{th1}	2.62		2.67	V	Threshold at which V _{CC} is declared “valid”

Vth2	2.54		2.61	V	Threshold at which V _{CC} is declared “lost”
T_Reset			200	ms	

Functional Description

The SA4041 is a mixed-signal integrated circuit optimized for power conversion using digital control methods. The analog inputs can create timing events using high speed comparators while monitoring voltages and currents using three independent ADCs. The digital peripherals of which the Switching Engine is the heart can drive the gate signals of complex power applications. The functional diagram, in Figure 1, gives an overview of the SA4041. The 32-bit RISC core oversees the configuration and monitoring of the peripherals while implementing control algorithms and state machines not possible in purely analog circuits.

Analog Interface

The SA4041 is a highly integrated IC with rich power control-centric analog features:

- 18 analog input pins
- 1 sixteen-channel, 10-bit, 1.4 MS/s ADC with digital filters
- 2 four-channel, 10-bit, 1.4 MS/s ADCs with digital filters
- 17 10 ns fast comparators for event generation and fault detection
- 16 10-bit analog DACs for comparators internal references
- 1 10-bit analog DAC for debuggging
- 4 6-bit analog DACs for level shifting
- 2 differential high-speed current sensing amplifier interfaces
- 1 differential high gain amplifier
- 14 programmable 4th order anti-alias low-pass filters
- 1 25 kHz low pass filter
- Internal temperature sensor

All comparator outputs are connected to the Event Bus, whereas all ADCs and DACs are connected to the AMBA bus. SA4041 has 18 analog inputs that can be used for sensing the controls signal for different power applications.

Analog inputs ANx_CMPx (x = 0 to 3)

These are dual-function analog inputs feeding ADC0 and two high speed comparators as shown in Figure 4. The level shift and gain stage allows small signals to be scaled to the 0 - 1.8V input range of both the ADC0 and comparators. The shifting is done by the level shift DAC. The amplifier has four gains: 1, 2, 4 or 8. To reduce the impact of the switching ripple common for the power supply signals, the ADC0 input can be optionally filtered by a 4th order low pass filter 25 kHz, 50 kHz, 100 kHz or by passed.

For performing hysteretic current or voltage control or fault detection, the amplified signal is also sent to the dual comparator block. The block has two comparators. Each comparator has its own DAC reference which can be set or controlled through software to implement a dynamic behavior and advanced control methods. The comparators' outputs are sent to the Source Bus and to SWE_DEBUG.




Figure 4 - Blocks associated with analog inputs ANx_CMPx (x = 0 ...3)

The IC_CONFIG registers are used to setup the input signal gain and bandwidth as well as the comparator hysteresis (x = 0 to 3).

	PERIPHERAL.FIELD_NAME	Default
B _x	IC_CONFIG->ANx_CMPx_GAIN__U2 ¹	00b
C _x	IC_CONFIG->ANx_FILTER_BW__U2 ²	00b

¹Amplifier gains: 00b = ×1, 01b = ×2, 10b = ×4, and 11b = ×8.

²Low pass filter bandwidth settings: 00b = 25 kHz, 01b = 50 kHz, 10b = bypass, and 11b = 100 kHz

The DAC registers provide the level shifting of the input voltage and comparator references (x=0 to 3).

	PERIPHERAL.FIELD_NAME	Default
A _x	ANALOG_DAC->ANx_CMPX_LEVEL_SHIFT__U6	0
D _x	ANALOG_DAC->CMPx_POS_COMP__U10	0
E _x	ANALOG_DAC->CMPx_NEG_COMP__U10	0

Analog inputs CMP_x (x = 4 ... 7)

These analog inputs are connected to three high speed comparators as shown in Figure 5. The comparators can create events for controlling the event driven timers that are switching the powertrain switches.

For performing hysteretic charge control or dead time optimization, the input signal is sent to two comparators POS_COMP and NEG_COMP. The references to the comparators are set by their corresponding DACs. To implement the dynamic behavior and perform advanced control methods, the comparators' references can be set or controlled through the software. The DACs range can be chosen to be 1.8 V, 3V or AN7_DACVR_BUF. The CMP_x block has also a zero-crossing comparator, ZC_COMP that compares the input signal with signals applied to AREF pin, AN12_BUF, AN13_BUF or 0 V.

The comparator output CMP_x_NEG_COMP is sent to the Source Bus while only one output of the comparators POS_COMP and ZC_COMP is selected to the Source Bus and SWE_DEBUG. By default, the comparator POS_COMP is selected to the Source Bus and SWE_DEBUG.




Figure 5- Blocks associated with analog inputs CMPx (x=4... 7)

The control of the blocks is done by the CMPx registers fields.

	PERIPHERAL.FIELD_NAME	Default
A _x	IC_CONFIG->CMPx_ZC_REF_U2 ¹	00b
B _x	IC_CONFIG->CMPx_ZC_DESABLE_U2 ²	01b
D _x	IC_CONFIG->CMPx_DAC_REF_U2 ³	01b

¹ZC comparator reference: 00b = AREF, 01b = AN12_BUF, 10b = AN13_BUF, and 11b = 0 V.

²Enables the ZC comparator output to be connected to Source Bus. 0b = ZC comparator, 1b = POS comparator.

³DACs' references: 00b = 1.8 V; 01b = AN7_DACVR_BUF; 10b = 3 V, and 11b = 1.8 V.

The DACs in the CMPx blocks are set by the following fields:

	PERIPHERAL.FIELD_NAME	Default
C _x	ANALOG_DAC->CMPx_POS_COMP_U10	540
E _x	ANALOG_DAC->CMPx_NEG_COMP_U10	540

Analog inputs AN4, AN5, AN6, AN7_DACVR, AN8 and AN9

The inputs are intended for sensing of low frequency signals by ADC2 which data is controlling the powertrains. The blocks associated with them are shown in Figure 6. The signals applied to the blocks can be optionally subtracted by a signal applied to AREF input. To reduce the impact of the switching ripple common for the power supply signals, the ADC2 input can be optionally filtered by a 4th order low pass filter 25 kHz, 50 kHz, or 100 kHz.




Figure 6 - Blocks associated with analog inputs AN4, AN5, AN6, AN7_DACVR, AN8 and AN9 inputs.

The control of the blocks is done by the fields of the AN4, AN5, AN6, AN7_DACVR, AN8 and AN9 registers.

	PERIPHERAL.FIELD_NAME	Default
A _i	IC_CONFIG-> AN4_REF_U1 ¹	0b
B _i	IC_CONFIG-> AN4_FILTER_BW_U2 ²	00b

¹Selector input select: 0b = 0 V and 1b = AREF

² Low pass filter bandwidth settings: 00b = 25 kHz, 01b = 50 kHz, 10b = bypass, and 11b = 100 kHz

The subtractor output of the AN7_DACVR_BUF, can be selected to set the DACs range of the CMPx (x= 4...7) blocks (see Figure 5 for the AN7_DACVR_BUF signal).

Analog inputs AN10P/N and AN11P/N

Figure 7 shows three blocks, two external current sense interfaces, XCSI0 and XCSI1, and high gain amplifier, HGA, associated with analog inputs AN10P/N and AN11P/N. The XCSI0 and XCSI1 blocks are designed to work with fully-differential isolation amplifier AMC1100 (used for current measurements). The blocks contain a differential to single ended programmable low gain amplifier. To reduce the impact of the switching ripple common for the power supply signals, the ADC2 input can be optionally filtered by a 4th order low pass filter 25 kHz, 50 kHz, or 100 kHz. The AN11P/N inputs are also connected to the HGA block. The block has a programmable high gain amplifier and a 25 kHz low pass filter.

The low gain amplifier settings are 0.45, 0.4, or 0.3. The input range voltage of XCSI0 and XCSI1 blocks is -2 V to +2 V differentially applied with a common mode of 1.2 V. The HGA block gain settings are 30, 60, or

120. The HGA input range depends on the gain settings. The HGA allows small signals to be amplified for the 0 V - 1.8 V ADC2 range.




Figure 7 - Blocks associated with analog inputs AN6P/N and AN7P/N inputs

By default, the amplifiers of the XCSI0 and XCSI0 blocks are enabled and the HGA block is disabled. If the blocks are not used, to save energy they can be also disabled.

To prevent noise from the HGA to XCSI1 blocks and vice versa only one of them should be enabled. The XCSI0 and XCSI1 blocks are enabled or disabled by the ANx register fields (x=10 and 11).

	PERIPHERAL.FIELD NAME	Default
A	IC_CONFIG-> ANx_OPAMP_DISABLE_U2 ¹	00b

¹ Enable XCSIx amplifier: 0b = enable; 1b= disable.

The HGA block is enabled by:

	PERIPHERAL.FIELD NAME	Default
E	IC_CONFIG-> AN11_HGA_ENABLE_U2 ¹	00b

¹ Enable HGA block: 1b = enable; 0b= disable.

The XCSI0 and XCSI1 blocks control is done by the ANx register fields (x = 10 and 11).

	PERIPHERAL.FIELD NAME	Default
--	-----------------------	---------

B	IC_CONFIG->ANx_GAIN_U2 ¹	00b
D	IC_CONFIG-> AN11_FILTER_BW_U2 ²	00b

¹ Chopper amplifier gains: 00b = $\times 0.45$, 01b = $\times 0.4$, 10b = $\times 0.3$, and 11b = $\times 0.3$.

² Low pass filter bandwidth settings: 00b = 25 kHz, 01b = 50 kHz, 10b = bypass, and 11b = 100 kHz

The HGA gain is set by the following register:

	PERIPHERAL.FIELD_NAME	Default
F	IC_CONFIG-> AN11_HGA_GAIN ¹	00b

¹ HGA settings: 00b = $\times 120$, 01b = $\times 60$, 10b = $\times 60$, and 11b = $\times 30$.

The input signal of the XCSI and HGA blocks can be inverted by the following fields:

	PERIPHERAL.FIELD_NAME	Default
C	IC_CONFIG->AN10_AN11_INVERT	0b
G	IC_CONFIG->AN11_HGA_INVERT	0b

Analog inputs AN12_ACP and AN13_ACN

The inputs are intended for sensing of low frequency signals specially AC grid voltages. The blocks associated with them are shown in Figure 8. The signals applied to the blocks can be optionally subtracted by a signal applied to AREF input. To reduce the impact of the switching ripple common for the power supply signals, the ADC1 input can be optionally filtered by a 4th order low pass filter 25 kHz, 50 kHz, or 100 kHz. The unfiltered signals are also connected to the zero-crossing comparator (PLL_COMP) which output signal is used by the GRID PLL block. They can be as well selected as input of ZC comparators of the CMPx (x = 4 to 7) blocks.




Figure 8 - Blocks associated with analog inputs AN12_ACP and AN13_ACN.

The control of the blocks is done by the AN_x register fields (x = 12 and 13).

	PERIPHERAL.FIELD_NAME	Default
A _x	IC_CONFIG-> AN _x _ACP_REF_U1	0b
B _x	IC_CONFIG-> AN12_FILTER_DISABLE_U2 ¹	00b

¹ Low pass filter settings: 00b = 25 kHz, 01b = 50 kHz, 10b = bypass, and 11b = 100 kHz

Analog to digital converters ADC0, ADC1 and ADC2

SA4041 has three 10-bit analog to digital converters that convert the analog signals into digital. The ADC0 and ADC1 have four input and four output channels, while ADC2 has sixteen input and eight output channels. By default, the ADC clock is 20 MHz, but can be reduced to save power. It takes 14 clock cycles to convert, which results in a maximum conversion rate $f_{s_max} = 1.429$ MHz. When n channels are sampled, then the sampling frequency is reduced by the same factor:

$$f_s = \frac{f_{s_max}}{n}$$

Each ADC channel output includes a digital filter. The filter transfer function is similar to a first order RC low pass filter.

The 3-dB bandwidth, B , is calculated by the following equation:

$$B = -\frac{f_s}{2\pi} \ln \left(1 - \frac{\alpha}{4096} \right)$$

where $0 < \alpha < 255$ value set in the corresponding ADC register:

- For ADC0 the fields are:

PERIPHERAL.FIELD_NAME	Default
ADC->ADC0_ANx_ALPHA_U8 ¹	255

¹where x =0 ...3 the fields are:

- For ADC1

PERIPHERAL.FIELD_NAME	Default
ADC->ADC1_ANx_FLT_ALPHA_U8 ¹	255
ADC->ADC1_ANx_BUF_ALPHA_U8 ¹	255

¹where x =0 ...3

- For ADC2

PERIPHERAL.FIELD_NAME	Default
ADC->ADC2_CHANALx_ALPHA_U8 ¹	255

¹where x channel number.

When $\alpha = 255$ the filter is bypassed, while when $\alpha = 0$ the filter will latch the current value indefinitely. For a given bandwidth and sampling frequency, the value of α that should be set in the register is calculated by the equation:

$$\alpha = \left(1 - e^{-\frac{2\pi B}{f_s}} \right) 4096$$

For example, let assume that the desired filter 3-dB bandwidth is 10 kHz and the sampling frequency is $f_s = 1.429$ MHz, then substituting in the equation above, the value that should be written in the filter register is 176.

The unfiltered output of every ADC channel is connected to two digital comparators (See Figure 9 and Figure 10). The signal is compared between the maximum and minimum values. When the signal is larger than the maximum or smaller than the minimum values, a bit of the corresponding channel is set to 1 and exported to the Source Bus. This bit is sticky and is cleared manually. The status for minimum and maximum values of the ADC0 and ADC1 comparators are fields C_x and D_x (Figure 9). For ADC2, the comparators' outputs are OR and then shown in C_x (Figure 10).




Figure 9 – ADC0 and ADC1 Output Status circuit

The fields for setting the maximum and minimum value, to report and register used to set and clear the ADC output status is shown in the table below:

- For

	PERIPHERAL.FIELD_NAME	Default
A_x	ADC -> ADC0_ANx_COMP_MAX_U16	65472
B_x	ADC -> ADC0_ANx_COMP_MIN_U16	0
C_x	ADC -> ADC0_ANx_COMP_MIN_STATUS_U1	0b
D_x	ADC -> ADC0_ANx_COMP_MAX_STATUS_U1	0b
	ADC -> ADC0_ANx_COMP_STATUS_CLEAR_U1	0b

where $x = 0 \dots 3$.

ADC0 the fields are:

- For

	PERIPHERAL.FIELD_NAME	Default
A_x	ADC -> ADC1_ANx_FLT_COMP_MAX_U16	65472
	ADC -> ADC1_ANx_BUF_COMP_MAX_U16	65472
B_x	ADC -> ADC1_AN12_FLT_COMP_MIN_U16	0
	ADC -> ADC1_AN12_FLT_COMP_MIN_U16	
C_x	ADC -> ADC1_ANx_FLT_COMP_MAX_STATUS_U1	0b
	ADC -> ADC1_ANx_BUF_COMP_MAX_STATUS_U1	
D_x	ADC -> ADC1_ANx_FLT_COMP_MIX_STATUS_U1	0b
	ADC -> ADC1_ANx_BUF_COMP_MIX_STATUS_U1	
	ADC -> ADC1_ANx_FLT_COMP_STATUS_CLEAR_U1	0b
	ADC -> ADC1_ANx_BUF_COMP_STATUS_CLEAR_U1	

where $x = 12$ and 13 .

ADC1 the fields are:




Figure 10 -ADC2 Output status circuit

- For

ADC2 the fields are:

	PERIPHERAL.FIELD_NAME	Default
A _x	ADC -> ADC2_CHANNELx_COMP_MAX	65472
B _x	ADC ->ADC2_CHANNELx_COMP_MIN	0
C _x	ADC -> ADC2_CHANNELx_COMP_STATUS_UI	0b
	ADC -> ADC2_CHANNELx_COMP_STATUS_CLEAR_UI	0b

where x = 0 ... 7.

To read any ADC, following

a read request should be sent by the register:

PERIPHERAL.FIELD_NAME	Default
ADC ->READ_REQUEST_UI	0b

After the request is sent and the data is ready to be read, the register value is set to zero automatically.

The ADC clocks on a GIPO pin by

and busy can be exported the DEBUG selector.

PERIPHERAL.FIELD_NAME	Selections
DEBUG ->SIGNALx	5 = ADC0_CLK 6 = ADC1_CLK 7 = ADC2_CLK 8 = ADC0_BUSY 9 = ADC1_BUSY 10 = ADC2_BUSY

x= 0 to 7 (see section DEBUG).

ADC0

The ADC0 digitizes signals coming from the AN_x_CMP_x (x = 0 to 3) inputs. Figure 11 shows the ADC0 block diagram. ADC0 has four sequences. For initializing the ADC0, first the number of time slots should be specified:

00b: all four of the time slots are read (0, 1, 2, 3, 0, 1, 2, 3, 0, ...)

- 01b: only first of the time slots is read (0, 0, 0, 0, 0, ...)
 10b: only the first two time slots are read (0, 1, 0, 1, 0, 1, ...)
 11b: only the first three time slots are read (0, 1, 2, 0, 1, 2, ...)

The second step is to select the channels for the time slots:

- 00: AN0_FLT
 01: AN1_FLT
 10: AN2_FLT
 11: AN3_FLT




Figure 11 - ADC0 block diagram.

The registers' fields for ADC0 are shown in the table below:

	PERIPHERAL.FIELD_NAME	Default
A	ADC->ADC0_TIME_SLOTS__U2	00b
B ₀₋₃	ADC->ADC0_TIME_SLOT0_SELECTION__U2	00b
	ADC->ADC0_TIME_SLOT1_SELECTION__U2	01b
	ADC->ADC0_TIME_SLOT2_SELECTION__U2	10b
	ADC->ADC0_TIME_SLOT3_SELECTION__U2	11b
C ₀₋₃	ADC->ADC0_CHx_ALPHA__U8	255
D ₀₋₇	ADC->ADC0_DATA_CHx__U16	R/O

Example 1: Let assume that the signals from inputs AN0_CMP0 and AN3_CMP3 should be read by ADC0. Only two time slots are to be used (i.e. time slots 0 and 1). AN0_CMP0 will be assigned to time slot 0 and AN3_CMP3 will be assigned to time slot 1. Also apply 1kHz bandwidth digital filters to the selected channels.

Solution: The registers settings are as follow:

The time slots number is 2.
 ADC0_TIME_SLOTS__U2 = 2
 Assign channel 0 (AN0_FLT) to time slot 0:
 ADC0_TIME_SLOT0_SELECTION__U2 = 0
 Assign channel 3 (AN3_FLT) to time slot 1:
 ADC0_TIME_SLOT1_SELECTION__U2 = 3
 Assign α for each channel:
 ADC0_CH0_ALPHA__U8 = 0x24
 ADC0_CH3_ALPHA__U8 = 0x24

Example 2: Let assume that the signals from inputs AN0_CMP0, AN2_CMP2, and AN3_CMP3 should be read by ADC0. Let's assume that it is desired to read AN0_CMP0 at twice the rate versus the other two signals. All time slots are used. AN0_CMP0 will be assigned to time slots 0 and 2, AN2_CMP2 will be assigned to time slot 1 and AN3_CMP3 will be assigned to time slot 3. Also apply 1kHz bandwidth digital filters to the selected channels.

Solution: The registers settings are as follow:

The time slots number is 4, hence write 0 into the designated register.

ADC0_TIME_SLOTS__U2 = 0

Assign channel 0 (AN0_FLT) to time slot 0 and time slot 2, to get even sampling at twice the rate:

ADC0_TIME_SLOT0_SELECTION __U2 = 0

ADC0_TIME_SLOT2_SELECTION __U2 = 0

Assign channel 2 (AN2_FLT) to time slot 1:

ADC0_TIME_SLOT1_SELECTION __U2 = 2

Assign input 3 (AN3_FLT) to time slot 3:

ADC0_TIME_SLOT3_SELECTION __U2 = 3

Assign α for each channel:

ADC0_CH0_ALPHA__U8 = 0x47/2 – it is sampled at twice the rate vs the other two channels, hence alpha should be halved to get the same bandwidth

– irrelevant, channel 1 is not used here ADC0_CH2_ALPHA = 0x47

ADC0_CH3_ALPHA__U8 = 0x47

ADC1

The ADC1 digitizes signals coming on the AN12_ACP and AN13_ACN inputs. Figure 12 shows the ADC1 block diagram. ADC1 has four time slots for measuring the input filtered and unfiltered signals. For initializing of ADC1, first the number of time slot should be specified:

00b: all four of the time slots are read (0, 1, 2, 3, 0, 1, 2, 3, 0, ...)

01b: only first of the time slots is read (0, 0, 0, 0, 0, 0, ...)

10b: only the first two time slots are read (0, 1, 0, 1, 0, 1, ...)

11b: only the first three time slots are read (0, 1, 2, 0, 1, 2, ...)

The second step is to select the channel for the time slot:

00b: AN12_FLT

01b: AN13_FLT

10b: AN12_ACP_BUF

11b: AN13_ACN_BUF




Figure 12 - ADC1 block diagram.

The registers' fields for ADC1 are shown in the table below:

	PERIPHERAL.FIELD_NAME	Default
A	ADC -> ADC1_TIME_SLOTS__U2	00b
B ₀₋₃	ADC -> ADC1_TIME_SLOT0_SELECTION __U2	00b
	ADC -> ADC1_TIME_SLOT1_SELECTION __U2	01b
	ADC -> ADC1_TIME_SLOT2_SELECTION __U2	10b
	ADC -> ADC1_TIME_SLOT3_SELECTION __U2	11b
C ₀₋₃	ADC-> ADC1_CHx_ALPHA __U8	255

D ₀₋₇	ADC ->ADC1_DATA_CHx_U16	R/O
------------------	-------------------------	-----

ADC2

Figure 13 shows the ADC2 block diagram. ADC2 has eight time slots. The initialization of ADC2 is done in three steps. First the number of time slots is selected:

- 000b - eight of the time slots are read (0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7, 0, ...)
- 001b - only the first of the time slots is read (0, 0, 0, 0, 0, 0, ...)
- 010b - only the first two time slots are read (0, 1, 0, 1, 0, 1, ...)
- 011b - only the first three time slots are read (0, 1, 2, 0, 1, 2, 0, ...)
- 100b - only the first four time slots are read (0, 1, 2, 3, 0, 1, 2, 3, 0, ...)
- 101b - only the first five time slots are read (0, 1, 2, 3, 4, 0, 1, 2, 3, 4, 0, ...)
- 110b - only the first six time slots will be read (0, 1, 2, 3, 4, 5, 0, 1, 2, 3, 4, 5, 0, ...)
- 111b - only the first seven time slots are read (0, 1, 2, 3, 4, 5, 6, 0, 1, 2, 3, 4, 5, 6, 0, ...)

Then the channels associated for each time slot are selected.

- 000b - CH0
- 001b - CH1
- 010b - CH2
- 011b - CH3
- 100b - CH4
- 101b - CH5
- 110b - CH6
- 111b - CH7

The third step is to select the input for the corresponding channel:

- 0000b - Internal Temperature
- 0001b - AN4_FLT
- 0010b - AN5_FLT
- 0011b - AN6_FLT
- 0100b - AN7_FLT
- 0101b - High Impedance (no connect)
- 0110b - 1V8A
- 0111b - AN10_FLT
- 1000b - AN11_FLT
- 1001b - AN8_FLT
- 1010b - AN9_FLT
- 1011b - GND
- 1100b - AN11_HGA
- 1101b - CAL_DAC
- 1110b - Reserved
- 1111b - Reserved




Figure 13 - ADC2 block diagram.

The registers' fields for ADC2 are shown in the table below:

	PERIPHERAL.FIELD_NAME	Default
A	ADC -> ADC2_TIME_SLOTS_U3	000b
B₀₋₃	ADC -> ADC2_INPUT_CH0_U4	0000b
	ADC -> ADC2_INPUT_CH1_U4	0001b
	ADC -> ADC2_INPUT_CH2_U4	0010b
	ADC -> ADC2_INPUT_CH3_U4	0011b
	ADC -> ADC2_INPUT_CH4_U4	0100b
	ADC -> ADC2_INPUT_CH5_U4	0101b
	ADC -> ADC2_INPUT_CH6_U4	0110b
	ADC -> ADC2_INPUT_CH7_U4	0111b
C₀₋₃	ADC -> ADC2_TIME_SLOT0_SELECTION_U3	000b
	ADC -> ADC2_TIME_SLOT1_SELECTION_U3	001b
	ADC -> ADC2_TIME_SLOT2_SELECTION_U3	010b
	ADC -> ADC2_TIME_SLOT3_SELECTION_U3	011b
	ADC -> ADC2_TIME_SLOT4_SELECTION_U3	100b
	ADC -> ADC2_TIME_SLOT5_SELECTION_U3	101b
	ADC -> ADC2_TIME_SLOT6_SELECTION_U3	110b
	ADC -> ADC2_TIME_SLOT7_SELECTION_U3	111b
D₀₋₇	ADC->ADC2_CHx_ALPHA_U8	255

F _{0 7}	ADC ->ADC2_DATA_CHx_U16	R/O
------------------	-------------------------	-----

Example: Let assume that the signals from inputs AN4, AN5, AN6 and AN9 should be read by ADC2. Only the first four time slots are used (i.e. time slots 0 ... 3). The channels can be randomly assigned to the time slots Normally for simplicity we will assign channel 0 to time slot 0, channel 1 to time slot 1, etc. However, in this example, for more clarity, we will assign time slot 0 to channel 4, time slot 1 to channel 5, time slot 2 to channel 6 and time slot 3 to channel 7. Also assign the input AN4 to channel 4, AN5 to channel 5, AN6 to channel 6 and AN9 to channel 7. Also apply 1kHz bandwidth digital filters to the selected channels.

Solution: The registers settings are as follows:

The time slots number is 4.

ADC0_TIME_SLOTS_U2 = 4

Assign CH4 to time slot 0:

ADC2_TIME_SLOT0_SELECTION_U3 = 4

Assign CH5 to time slot 1:

ADC2_TIME_SLOT1_SELECTION_U3 = 5

Assign CH6 to time slot 2:

ADC2_TIME_SLOT2_SELECTION_U3 = 6

Assign CH7 to time slot 3:

ADC2_TIME_SLOT3_SELECTION_U3 = 7

Assign input AN4_FLT to channel 4:

ADC2_INPUT_CH4_U4 = 1

Assign input AN5_FLT to channel 5:

ADC2_INPUT_CH5_U4 = 2

Assign AN6_FLT to channel 6:

ADC2_INPUT_CH6_U4 = 3

Assign AN9_FLT to channel 7:

ADC2_INPUT_CH7_U4 = A

Assign α for each channel:

ADC2_CH4_ALPHA_U8 = 0x47

ADC2_CH5_ALPHA_U8 = 0x47

ADC2_CH6_ALPHA_U8 = 0x47

ADC2_CH7_ALPHA_U8 = 0x47

Analog DACs

The IXC 2 has the following analog DACs:

- 16 10-bit DACs for comparators internal references
- 1 10-bit DAC for debugging
- 4 6-bit DACs for level shifting

The DACs values for the comparator references and debugging, DAC is calculated by:

$$DAC = \frac{1024 * V_{ref}}{1.8}$$

where V_{ref} is the desire voltage reference.

The DAC value for level is calculated by:

$$DAC = \frac{64 * V_{shift}}{1.8}$$

where V_{shift} is the level shifting voltage.

Temperature sensor

The SA4041 temperature is measured by a temperature sensor. The sensor is designed to change its output voltage based upon SA4041 temperature. The output voltage is measured by ADC2. The relationship between the temperature and the voltage is linear. The slope is approximately a constant while the offset is process dependent. Therefore, the temperature sensor requires one-point calibration.

Digital Interface

The digital interface processes the analog signals sensed by the analog interface and sends signals to control the power train switches. The digital interface includes the following blocks:

- CPU
- ROM and RAM
- Switch Engine
- I/O Block
- Grid PLL
- COMMs
- Serial Structure interface
- Watchdog system
- Math Accelerators (sin, cos, sqrt, divider).
- RTC
- ADCs
- DACs.
- DEBUG infrastructure

As it is shown in Figure 1, there are two buses for communication between the different SA4041 blocks:

- AMBA Bus (32-bit/ 50 MHz)
- EVENT SOURCE Bus.

The AMBA BUS connects all SA4041 blocks to the CPU. The EVENT SOURCE BUS connects the analog interface and the I/O block to the switching engine. The EVENT SOURCE BUS is carrying data from the comparators, GPIOs, and other digital AUX sources to the timing engine and is synchronized with 100 MHz clock. In the following section the functionality of the digital interface blocks is presented.

CPU

The 32-bit RISC micro-controller operates at 50 MHz with 64 kB internal RAM, 4 kB ROM (boot loader) and provides the execution of code for customizable control algorithms.

The CPU core is an EnSilica 32-bit RISC processor. For more information, refer to the EnSilica web site at <http://www.ensilica.com>.

The specific configuration used is outlined in the following table. The interface to the various functional blocks is through the AMBA bus.

<i>Configuration type</i>	Configuration options used
<i>Architectural</i>	BITS:32, REGISTERS:16, von Neumann
<i>Clock speed</i>	50 MHz maximum
<i>Memory</i>	ENDIAN (Little), 32-bit byte-addressable

Interrupts

The CPU has 6 maskable interrupts which are defined in `Solantro_interrupt_map.h`. There is only one level of interrupts, but each interrupt source can have its own handler function. The vectors to the functions are stored in the exception table which is defined in `exception.h`. The `interrupt.h` file defines functions for enabling and masking the interrupts. The following include will include the `exception.h` and `interrupt.h` headers.

```
#include <esirisc/esirisc.h>
```

Handler Function

The handler function prototype is:

```
ESI_EXCEPTION_HANDLER void Interrupt_Handler(void);
```

The function should clear any hardware flags in the peripheral which initiated the interrupt, handle the interrupt and finish by setting the acknowledge mask. The timer peripheral mask has been used here as an example.

```
esi_interrupt_acknowledge_mask(PERIPHERAL_INTERRUPT__MASK__TIMER);
```

Vector Table

The vector table is an array of pointers for various exceptions including interrupts. When a handler function has been defined for an interrupt then the pointer can be updated with the following code.

```
esi_exception_table_t *vectors;  
vectors = esi_exception_get_exception_table();  
vectors->interrupt[PERIPHERAL_INTERRUPT__MASK__TIMER] = Interrupt_Handler;
```

Interrupt Mask

The interrupt mask allows the hardware signal to generate an exception for the CPU to handle. The following code is an example of enabling the mask for the timer peripheral.

```
esi_interrupt_set_mask(esi_interrupt_get_mask() | PERIPHERAL_INTERRUPT__MASK__TIMER);
```

Enable

Once the functions have been defined, the vectors updated, the peripherals initialized and enabled then the interrupts can be enabled with the following command:

```
esi_interrupt_enable();
```

ROM and RAM

The memory-model is 32 bits wide and is byte-addressable using appropriate byte-access load/store instructions. There are 24 addressing bits, but for 32-bit word accesses the 2 least significant address bits are ignored.

Memory map

The SA4041 memory map is listed in the following table below:

Address	Description
0x000000 - 0x000FFF	ROM (4 kB)
0x020000 - 0x027FFF	RAM0 (32 kB)
0x028000 - 0x02FFFF	RAM1 (32 kB)
0x800000 - 0xFFFFFFFF	AMBA

Internal ROM

The SA4041 internal ROM is 4 kB of on-chip ROM, organized as 1k 32-bit words. The internal ROM starts at address 0x000000. When the processor resets, it starts executing instructions from this ROM. The ROM-based routines include:

- initialization - stack pointer, exception vectors, watchdogs
- self-checks - ROM checksum, RAM test, flash code checksum
- flash-boot-load instructions into the RAM from external flash memory connected to the SPI, check the checksum, and if OK jump to the first instruction.

Internal SRAM

The SA4041 internal SRAM is organized into two adjacent 32 kB blocks (64 kB total), in von-Neumann mode.

AMBA Structure access

Memory addresses from 0x800000 to 0xFFFFFFFF map to the embedded AMBA Structure bus. SA4041 complies with the AMBA 4 standard. Accesses to AMBA-space must be 32-bit word aligned (the two least-significant-bits of the address must be zero). An exception is generated when unaligned accesses are attempted.

Details for each of the set of registers within each Structure is provided in the *IXC_EP2_Register Map* document.

Flash memory

SA4041 contains 2 Mb flash memory. The *Solantro Test and Control Tool User's Guide and the Solantro Test and Control Tool Programmer's Guide* details the compilation and debug environment for building loads that are downloaded into the SA4041 flash memory for auto-booting. The flash memory is accessed serially through the SPI interface, which is connected to the CPU through the AMBA bus, like any other peripheral. At reset, the bootloader (located in ROM) will copy the executable image of the code from the flash into the

RAM and will launch it in execution.

Switching Engine

The Switching Engine is one of the most important SA4041 blocks. It is used to control the power switches of different applications such as DC/DC convertors, DC-AC invertors, battery chargers, and others. The high-level block diagram of the SA4041 Switching Engine block is shown in Figure 14. The Switching Engine block has four main blocks: Event Control, Fault Processor, Timing Engine, and Driver Control.




Figure 14 - High level block diagram of SA4041 Switching Engine

Event Control block

The Event Control block consists of 16 Event Channels. Every channel has an Event Processor and a Window Control block. The function of Event Control block is to select up to 16 signals from the Source Bus, process them and output up to 16 events. The Source Bus includes signals from Analog Sensing blocks, Digital blocks (ADC, timing engine) and any GPIO.

Event Processor

The Event Processor[x] block diagram (x is from 0 to 15 - the channel number) is shown in Figure 15.




Figure 15 - An Even Processor block diagram

	PERIPHERAL.FIELD NAME	Default
A _x	SWE_ECFG->EVENT _x _ENABLE__U1	0b
B _x	SWE_ECFG->EVENT _x _INPUT__U7	0b
C _x	SWE_ECFG->EVENT _x _GLITCH_MODE__U1	0b
D _x	SWE_ECFG->EVENT _x _GLITCH_WIDTH__U8	0b
E _x	SWE_ECFG->EVENT _x _GLITCH_FILTER_STATUS__U1	r/o
F _x	SWE_ECFG->EVENT _x _INVERT__U1	0b
G _x	SWE_ECFG->EVENT _x _DISABLE_SOURCE__U1	0b
H _x	SWE_ECFG->EVENT _x _TRIGGER_TYPE__U1	0b
I _x	SWE_ECFG->EVENT _x _SKIP_COUNT__U7	0b
J _x	SWE_ECFG->EVENT _x _TIMEOUT_MODE__U1	0b
K _x	SWE_ECFG->EVENT _x _TIMEOUT_U20	0b
L _x	SWE_ECFG->EVENT _x _DELAY_U10	0b
M _x	SWE_ECFG->EVENT _x _TRIGGER__U1	0b

The Event processor has a Source Selector that selects any source from the Source Bus. The selection is done by B_x. In the table below are the given sources that can be selected.

0 = CMP0_POS	35 = ADC0_OVR_CH3	53 = BKBT_PHASE_2	80 = GPIO_16
1 = CMP0_NEG	36 = ADC1_OVR_CH0	54 = BKBT_PHASE_3	81 = GPIO_17
2 = CMP1_POS	37 = ADC1_OVR_CH1	55 = 0	82 = GPIO_18
3 = CMP1_NEG	38 = ADC1_OVR_CH2	64 = GPIO_0	83 = GPIO_19

4 = CMP2_POS	39 = ADC1_OVR_CH3	65 = GPIO_1	84 = GPIO_20
5 = CMP2_NEG	40 = ADC2_OVR_CH0	66 = GPIO_2	85 = GPIO_21
6 = CMP3_POS	41 = ADC2_OVR_CH1	67 = GPIO_3	86 = GPIO_22
7 = CMP3_NEG	42 = ADC2_OVR_CH2	68 = GPIO_4	87 = GPIO_23
16 = CMP4_POS	43 = ADC2_OVR_CH3	69 = GPIO_5	88 = GPIO_24
17 = CMP4_NEG	44 = ADC2_OVR_CH4	70 = GPIO_6	89 = GPIO_25
18 = CMP5_POS	45 = ADC2_OVR_CH5	71 = GPIO_7	90 = GPIO_26
19 = CMP5_NEG	46 = ADC2_OVR_CH6	72 = GPIO_8	91 = GPIO_27
20 = CMP6_POS	47 = ADC2_OVR_CH7	73 = GPIO_9	92 = GPIO_28
21 = CMP6_NEG	48 = TGEN_EVENT_0	74 = GPIO_10	93 = GPIO_29
22 = CMP7_POS	49 = TGEN_EVENT_1	75 = GPIO_11	94 = GPIO_30
23 = CMP7_NEG	50 = TGEN_EVENT_2	76 = GPIO_12	95 = GPIO_31
32 = ADC0_OVR_CH0	51 = TGEN_EVENT_3	77 = GPIO_13	
33 = ADC0_OVR_CH1	52 = BKBT_PHASE_1	78 = GPIO_14	
34 = ADC0_OVR_CH2		79 = GPIO_15	

The selected signal can be optionally glitch-filtered by the Glitch Filter block. Two modes of filtering can be selected (C_x): integrating and consecutive.

For consecutive mode, the filter output toggles to either "1" or "0" when the input signal stays at "1" or "0" for a specified consecutive number of clock ticks (10ns). The number of consecutive clock ticks is set in the $EVENTx_GLITCH_WIDTH$ (ns) (D_x). If the number is not reached, the filter stays in the same state. For integrating mode, when the input is in "1" an accumulator is incremented until it reaches the number set in $EVENTx_GLITCH_WIDTH$ (ns)(D_x), and when the input is in "0" the (same) accumulator is decremented until it reaches 0. The output toggles to "1" when the accumulator reaches the number set in $EVENTx_GLITCH_WIDTH$ (ns)(D_x), and toggles to "0" when the accumulator reaches 0.

An event can be triggered by the rising or the falling edge of the input signal (F_x). The source signal can also be disabled by using an AND gate (G_x).

The selected event source is considered only after a window is opened by the Window Control block (Figure 14).

There are two modes of generating an event - level or edge (H_x). When the field $EVENTx_TRIGGER_TYPE$ is set to 1 the edge mode is selected. Figure 16 and Figure 17 show the timing diagrams for event generation in edge mode on the falling and rising edge respectively.




Figure 16 - Timing Diagram for Generating an Event on the Falling Edge




Figure 17 - Timing Diagram for Generating an Event on the Rising Edge

When the $EVENTx_TRIGGER_TYPE$ field is set to "0", level mode is selected. In this case, an event is generated if the filter output is already in "1" when the window opens. Figure 17 and Figure 18 show two

examples for the same input, but two different modes are used: one with edge mode (Figure 17) and the other with the level mode (Figure 18).




Figure 18 - Timing Diagram for Generating of an Event on the Level Mode

The window for generating an event is created in the Window Control block (Figure 14).

The first pulses after the window starts can be skipped. The skipped pulses number is given in the `EVENTx_SKIP_COUNT` (I_x).

A timeout event can be scheduled if the timeout mode is set (J_x) and a value in the `EVENTx_TIMEOUT` register (K_x) is set. The timeout event is relative to the moment when the external window is turned ON. The timeout is intended to operate for safety if the source event does not occur.

After an event is registered, it can be reported after a programmable delay, if desired. The delay is specified in the `EVENTx_DELAY` register (L_x). An event can be also triggered by setting `EVENTx_TRIGGER` field to 1. The selected signal from the Source Bus, the filtered and the output signal are connected to `SWE_DEBUG` for testing purpose.

Window Control block

Each of the 16 Event Control channels have its associated Window Channel[x], where x is the channel number from 0 to 15. An Event processor only looks for the selected event source when its associated window is turned ON. Basically, a window is turned ON based on a rising or falling edge of a driver output or a combination of those. The **Window Trigger Bus** coming from the eight driver output signals feeds all 16 window control channels (see Figure 14). The window is always turned OFF when the associated event occurs (either based on the hardware source or on timeout). The output of the windows is connected also to `SWE_DEBUG`. A Window Channel is shown in Figure 19.




Figure 19 - A Window Channel of the SA4041 Window Control block

	PERIPHERAL.FIELD_NAME	Default
A _x [0]	SWE_WCFG->WINDOW _x _DRV0_LS_TRIGEGGER__U1	0b
A _x [1]	SWE_WCFG->WINDOW _x _DRV0_HS_TRIGEGGER__U1	0b
...	.	0b
A _x [7]	SWE_WCFG->WINDOW _x _DRV3_HS_TRIGEGGER__U1	0b
B _x [0]	SWE_WCFG->WINDOW _x _DRV0_LS_INVERT__U1	0b
B _x [1]	SWE_WCFG->WINDOW _x _DRV0_HS_INVERT__U1	0b
...	.	0b
B _x [7]	SWE_WCFG-> WINDOW _x _DRV0_HS_INVERT__U1	0b
C _x	SWE_WCFG->WINDOW _x _MODE__U1	0b
D _x	SWE_WCFG->WINDOW _x _MASK_1CLK_AFTER_STR__U1	0b
E _x	SWE_WCFG->WINDOW _x _DELAY__U10	0b
F _x	SWE_WCFG->WINDOW _x _FORCE_OPEN__U1	0b
G _x	SWE_WCFG-> WINDOW _x FORCE_CLOSE__U1	0b

A Window Channel has 8 inputs (DRV0_LS, DRV0_HS ... DRV3_HS) coming from the Driver Controller block through the Driver Bus. The inputs opening a window can be selected by the fields (A_x). The inputs can be also inverted before **OR**-ing (B_x). If, for example, the window must be opened when either of two gates are turned ON (e.g. DRV0_LS or DRV1_LS are ON) then the user should enable the inputs (DRV0_LS and DRV1_LS) and then choose rising edge to trigger the window. Another example, when the window must be

turned ON after two gates are both turned ON (e.g. DRV0_LS or DRV1_LS are ON); the user should enable the inputs, then invert them, then select the falling edge to trigger the window. According to De Morgan's law, by complementing the inputs and the output of an OR-gate, the OR-gate will be practically transformed into an AND-gate.

When changing an inverting register bit, a false event can be created. To prevent from generating a false event, the rising/falling block can be inhibited for the first clock cycle after the inversion bit has been changed (D_x). When an edge is detected, the control window starts after a delay set in the WINDOW_xDELAY. The purpose of the delay is to blank the source for the event after a driver was switched, to prevent generating false events due to the noise created when the driver was toggled.

The beginning and end of a window can be also forced ON or OFF with the software by setting “1” to the WINDOW_x_FORCE_OPEN and WINDOW_x_FORCE_CLOSE fields.

Timing Engine block

The time engine block consists of Event Driven Timer and Pulse Width Modulation (PWM) blocks.

Event Driven Timer

The events from the Event Processor block are sent to the Event Driven Timer block. These events are used by the Event Driven Timer block to create signals for the Driver Controller block (Figure 14). The Event Driven Timer block has 4 timers (Event Driven Timer [x], where x is equal from 0 to 3). Every Event Driven Timer has 16 inputs and one output pair. The signals of the four pairs are sent to the Driver Controller block and also to the Interleave Engine (Figure 14).

The Event Driven Timer[x] block contains two identical blocks EDT_x_LS and EDT_x_HS (Figure 20). The blocks have two selectors and a Flip Flop. The selectors select the turn ON and OFF events for the driver. If necessary, the driver can be forced ON and OFF by the controller. The timer can also be disabled after the first event.

The EDT_x_LS and EDT_x_HS are also connected to the SWE_DEBUG.




Figure 20 – An Event Timer block diagram

	PERIPHERAL.FIELD_NAME	Default
A _x	SWE_EDT->EDT _x _HS_TURN_ON_EVENT__U5	0b
B _x	SWE_EDT->EDT _x _HS_TURN_OFF_EVENT__U5	0b
C _x	SWE_EDT->EDT _x _HS_FORCE_ON__U1	0b
D _x	SWE_EDT->EDT _x _HS_FORCE_OFF__U1	0b
E _x	SWE_EDT->EDT _x _HS_ENABLE__U1	0b
F _x	SWE_EDT->EDT _x _LS_TURN_ON_EVENT__U5	0b
G _x	SWE_EDT->EDT _x _LS_TURN_OFF_EVENT__U5	0b
H _x	SWE_EDT->EDT _x _LS_FORCE_ON__U1	0b
I _x	SWE_EDT->EDT _x _LS_FORCE_OFF__U1	0b
J _x	SWE_EDT->EDT _x _LS_ENABLE__U1	0b

Interleave Engine

The Interleave Engine is part of the Event Driven Timer block (Figure 21). It has a selector selecting a master phase from the inputs of the four pairs coming from the Event Driven Timers.




Figure 21 - Event

Driven Timer block diagram

	PERIPHERAL.FIELD_NAME	Default
A	SWE_EDT->EDT_INTERLEAVE_ENABLE__U1	0b
B	SWE_EDT->EDT_INTERLEAVE_MODE__U1	0b
C	SWE_EDT->EDT_INTERLEAVE_MASTER__U1	0b
D	SWE_EDT->EDT_SLAVE_MAX_ON_TIME__U2	0b

The operating mode of the Interleave Engine is as follow:

- 00 – reserved (do not use)
- 01 - two phases (master phase and phase 2 at 180°, and phases 1 and 3 is OFF)
- 10 - three phases (master phase, phase 1 at 120°, phase 2 at 240°, and phase 3 is OFF)
- 11 – four phases (master, phase 1 at 90°, phase 2 at 180°, and phase 3 at 270°).

Figure 22 provides an example of one phase (non-interleaved) mode. In this case, no signal is sent to the event source bus. The timers of the pair, chosen as the master, control the switching; the Interleave Engine should be disabled.




Figure 22 - One Phase (non-interleaved) Mode Waveforms

Figure 23 provides an example of two-phase interleaved mode. The timers of the pair chosen as the master control the switching of the first phase. The engine measures the switching period of the master phase and creates a control signal that is sent to the Event Processor (Figure 14) through the Source Bus. The controlling signal represents pulses with a period equal to the master switching period but 180° out of phase with respect to the master. This controlling signal should be used as the turn ON event of the second phase.




Figure 23 - Two Phases Interleave Mode Waveforms

Figure 24 provides an example of three-phase interleaved mode. The timers of the pair chosen as a master controls the switching of the first phase. The engine measures the switching period of the master phase and creates two controlling signals that are sent to the Event Processor (Figure 14) through the Source Bus. The first controlling signal represents pulses with a period equal to the master switching period. The first signal starts at one third of the period. This controlling signal should be used as the turn ON event of the second phase. The second controlling signal represents pulses with a period equal to the master switching period. The second signal starts at two thirds of the period. This controlling signal should be used as a turn ON event of the third phase.




Figure 24 - Three Phases Interleave Mode Waveforms

An example of three-phase interleaved mode is provided in Figure 25. The timers of the pair chosen as a master controls the switching of the first phase. The engine measures the switching period of the master phase and creates three controlling signals that are sent to the Event Processor (Figure 14) through the Source Bus to control the other three phases. The first controlling signal represents pulses with period equal to the master switching period. It starts at one fourth of the period. This controlling signal should be used as the turn ON event of the second phase. The second controlling signal represents pulses with a period equal to the master switching period. It starts at the half of the period. This controlling signal should be used as the turn ON event of the third phase. The third controlling signal represents pulses with a period equal to the master switching period. The third signal starts at three fourths of the period. This controlling signal should be used as the turn ON event of the fourth phase.




Figure 25 - Four phases interleave mode waveforms

For an example, a master phase can be set by the events coming from the CMPx_POS and CMPx_NEG comparators of one of the ANx_CMPx blocks. The CMPx_POS comparator is used as the source for the turn OFF event of the switch, while the CMPx_NEG comparator is used as the source for the turn ON of the switch. The slave phases are turned ON based on the signals coming from the Interleave Engine and turned OFF based on the CMPx_POS comparator.

Figure 26 to Figure 32 provide different simulation examples for a two-phase interleaved mode. In a real situation master and slave phases are shifted 180°, but in these examples, they are shown as being in phase (to be easier to visualize how the stability of the slave phase is ensured). It is well known that when using peak control only for the interleaved slave phase, it will naturally converge for duty cycles less than 50%, but it will naturally diverge for duty cycles greater than 50%. The interleave machine has a special feature to force the slave phase to converge for any duty cycle.

Figure 26 provides waveforms of the master and slave switching waveforms for a two-phase interleaved mode. The inductance of the inductor of the master phase is equal to the inductance of the slave inductor. The master phase switches at a duty cycle smaller than 50%. The master and the slave phase are purposely set out of phase at the beginning, to show that after some cycles they are naturally converging and become in phase.




Figure 26 - Waveforms of a master (blue) and slave (red) switch forms with $D < 50\%$ and $L_m = L_s$

The inductors from the master phase and slave phase paths are supposed to be equal, but in reality, that will never occur; slight differences will be present. Figure 27 provides the waveforms of master and slave switching forms for a two phase interleave mode where the inductance of the master phase inductor is slightly smaller than the inductance of the slave inductor. The master phase switches at a duty cycle smaller than 50%. The master and the slave phases are set out of phase at the beginning, but after some cycles they converge and become in phase. The two currents will not be exactly equal, but they will be close enough (depending on how close the two inductors are).




Figure 27 - Waveforms of a master (blue) and slave (light blue) switch forms with $D < 50\%$ and $L_m > L_s$

Figure 28 shows the waveforms of the master and slave switching forms for a two phase interleave mode where the inductance of the inductor of the master phase is larger than the inductance of the slave inductor. The master phase switches at a duty cycle smaller than 50 %. The master and the slave phases are set out of phase from the beginning, but after some cycles they converge and become in phase.




Figure 28 - Waveforms of a master (blue) and slave (pink) switch forms with $D < 50\%$ and $L_m < L_s$

Figure 29 shows the waveforms of the master and slave switching forms for a two phase interleave mode. The master phase switches exactly at 50 % duty cycle. The master and the slave phases are set out of phase from the beginning and never naturally converge. In this case, the current waveform finds a quasi-stable solution, which is not desired.




Figure 29 - Waveforms of a master (blue) and slave (red) switch forms with $D = 50\%$

Figure 30 shows the waveforms of the master and slave switching forms for a two phase interleave mode. The master phase switches at duty cycle higher than 50 %. The master and the slave phases are set in phase at the beginning and they naturally diverge.




Figure 30 - Waveforms of a master (blue) and slave (pink) switch forms with D = 50%

To make the slave phase converge to the master for a duty cycle equal and larger than 50%, the dynamic maximum ON time (dynamic timeout) mode should be set for the slave. The `EDT_SLAVE_MAX_ON_TIME` field is used to set the slave maximum ON time.

- 00 – ON time DIV64 (max ON time is equal to $t_{ON} + t_{ON}/64$)
- 01 – ON time DIV 32 (max ON time is equal to $t_{ON} + t_{ON}/32$)
- 10 – ON time DIV 16 (max ON time is equal to $t_{ON} + t_{ON}/16$)
- 11 - ON time DIV 8 (max ON time is equal to $t_{ON} + t_{ON}/8$).

The bigger the slave max ON time, the bigger the current ripple will be, but the convergence will be faster. It is up to the designer to select the max ON time for his system.

Figure 31 shows the waveforms of the master and slave switching forms for a two phase interleave mode. The master phase switches at 50 % duty cycle and a dynamic maximum ON time is used. The master and the slave phase are unbalanced from the beginning and they converge after some switching cycles.

Figure 32 shows the waveforms of the master and slave switching forms for a two phase interleave mode. The master phase switches at duty cycle higher than 50 %. The master and the slave phases are set to be out of phase at the beginning and they converge after some switching cycles when dynamic maximum ON time is used.




Figure 31 - Waveforms of a master (blue) and slave (red) switch forms with D = 50% and using dynamic maximum ON time




Figure 32 - Waveforms of a master (blue) and slave (red) switch forms with $D > 50\%$ for two cases:
 - **Dynamic maximum ON time and not dynamic maximum ON time**

PWM Timer

The PWM timer block is a part of the SA4041 Timing Engine (Figure 14). The PWM timing is only controlled by the software. It has four channels (CH. x for x equal from 0 to 3); every channel has direct and complementary outputs. The PWM timer outputs are connected to the Driver Controller block of the SA4041 Switching Engine. The registers configuring PWM timers are listed below.

	PERIPHERAL.FIELD_NAME	Default
A _x	SWE_PWM->PWMx_ENABLE__U1	0b
B _x	SWE_PWM->PWM0_LOAD__U1	0b
C	SWE_PWM->PWM_SYNC__U3	0b
D _x	SWE_PWM->PWMx_STATUS__U1	0b
E _x	SWE_PWM->PWMx_ON_TIME__U16	0b
F _x	SWE_PWM->PWMx_PERIOD__U16	0b
G _x	SWE_PWM->PWMx_DEADTIME_HS__U16	0b
H _x	SWE_PWM->PWMx_DEADTIME_LS__U16	0b
I _x	SWE_PWM->PWMx_INIT_DELAY__U16	0b
J _x	SWE_PWM->PWMx_PHASE_STEP__U16	0b

K _x	SWE_PWM->PWMx_ON_TIME_PHASE_STEP__U16	0b
L _x	SWE_PWM->PWMx_MODE__U1	0b

PWM_ENABLE, PWM_LOAD, and PWM_STATUS registers

The PWM_ENABLE register enables the channels of the PWM timing engine. The register has four bits, one bit for each channel (A_x). Grouping all four bits into one single register allows the user to enable two or more channels simultaneously to ensure a defined phase relation between the channels at startup if necessary.

The PWM_LOAD register loads all PWM parametric registers at once while the timer is operating. The register has four bits for the PWM four-output channels (B_x). Similar to the PWM_ENABLE register, grouping the four bits into one single register allows the user to enable the loading of two or more channels simultaneously if necessary.

The PWM_STATUS register provides the status of the four PWM channels (C_x).

The **PWM_SYNC** register chooses the operation mode:

000 - All four channels are independent and cannot be synchronized (except at startup)

001 - CH. 0 and CH.1 are synchronized as a pair, CH.2 and CH.3 are independent

010 - CH. 0 and CH. 1 are synchronized as a pair, CH. 2 and CH. 3 are synchronized as a pair

011 - CH. 0, CH. 1 and CH.2 are synchronized, CH. 3 is independent.

100 - All four channels are synchronized.

All channels (synchronized or not) can be synchronized at startup. The synchronized channels have some extra features which allow them to be kept in synchronous mode while they are running and their (common) frequency and/or their relative phase are changed.

PWM_MODE register

The PWM timer has two modes of operation:

- Variable duty;
- 50 % duty.

For every channel, the PWM timer has 8 PWM parametric registers defining the pulse parameters. The table below shows the register names and their respective functionality (x is the channel number from 0 to 3).

Register Name	Functionality
PWMx_ON_TIME	Sets the pulse ON duration.
PWMx_PERIOD	Sets the pulse period.
PWMx_DEADTIME_HS	Sets the dead time between LS and HS (t ₁ in Figure 33)
PWMx_DEADTIME_LS	Sets the dead time between LS and HS (t ₂ in Figure 33)
PWMx_INIT_DELAY	Sets the initial delay t ₃ (Figure 34)

PWMx_PHASE_STEP	Shifts the phase step compared to the original t_d . (Figure 35)
PWMx_ON_TIME_PHASE_STEP	Duty cycle for one period when the phase step is changed (Figure 35)

The PWMx_ON_TIME register represents the ON duration of the x channel in ns. The register has 15 bits for the integer part of the ON duration time and 4 bits for the fraction part. It is the only register having a 4-bit fractional part; all other PWM registers represent integer numbers (programming resolution is 10 ns).

Example 1:

0x640 --> 100.0 clock ticks

The integer part is 100 and the fractional part is 0. The ON duration will be 100 clocks.

Example 2:

0x648 --> 100.5 clock ticks

The integer part and the fractional part is 0.5. The ON duration will be 100 clocks for one switching cycle and 101 clocks for the next, so the average ON duration is 100.5.

Example 3:

0x641 --> 100.0625 clock ticks

The integer part is 100 and the fractional part is $1/16 = 0.0625$. The ON duration for 15 switching cycles is 100 clock ticks and the ON duration for the next switching cycle is 101 clocks, so the average ON duration is $100 + 1/16 = 100.0625$ clock ticks. The integer resolution of the ON time duration is 10 ns at the nominal clock frequency of 100 MHz. The resolution is $10 \text{ ns}/16 = 625 \text{ ps}$ when fractional mode is used. The fractional mode is automatically activated when the last nibble of the PWMx_ON_TIME register is non-zero.

For designers using Helios, the numbers are automatically calculated.

The PWM0_PERIOD register represents the duration of the PWM period in ns; it is an integer value between 0 and 15 bits.

Figure 33 shows a time diagram of a PWM channel showing dead times between the complementary and direct outputs, t_1 , and direct and complementary outputs, t_2 .




Figure 33 - Time diagram of a PWM channel showing dead times between the complementary and direct outputs

A channel can have an initial delay, t_3 , which is the time between moment the enable signal is set and time the channel starts pulsing (Figure 34).




Figure 34 - Time diagram of a PWM HS channel showing an output with initial delay

Figure 35 shows a time diagram of a PWM timer Ch.x output signal before and after phase shifting. The period of the PWM signal is assumed to be T . When a phase shift (t_4) occurs, the period of the signal is adjusted for one cycle to be $T + t_4$. After this cycle, the period of PWM timer Ch.x output signal returns to T . If the duty cycle is set to 50% (by setting PWMx_MODE register to “1”), then during the switching cycle which creates the phase shift the duty cycle is automatically preserved to 50%. Otherwise, for the phase shift cycle, the value of the ON time is adjusted with the (signed) value from the PWMx_PHASE_STEP field.




Figure 35 - Time diagram of PWM timer CH.x before and after phase shifting

The parametric registers which are used by the PWM engine can be loaded when the ENABLE register is set to “0” and the STATUS register is also cleared. When the ENABLE register is turned high, the PWM engine starts with the loaded parameters. In order to coherently modify the parametric registers while the PWM machine is running, the following sequence is recommended:

- Clear PWM_LOADS register.
- Modify the desired registers. The new values are stored in temporary buffers and do not affect the PWM timing.
- When done, set the PWM_LOADS register.

- The STATUS bit (i.e. load pending) is automatically set by the hardware.
- The new values stored in the temporary buffers are transferred all at once into the inner PWM registers just before the PWM is about to start a new switching cycle.
- When the new values have been loaded into the inner registers, the STATUS bit will be automatically cleared. (see Figure 36)

Clearing the PWM_LOADS register while PWMx_STATUS bit is high will cancel the pending load and will clear the status.




Figure 36 - Time diagram for using PWM_REGS_READY register for loading the data from the parametric registers

For debugging purpose, the LS and HS outputs of the PWM timers are connected to SWE_DEBUG. References that do not include the delays are also connected to SWE_DEBUG.

Fault Processing block

Fault Processing block selects and processes up to 8 faults from the Source Bus (sources from the analog interface and I/O block). It has 8 channels. Every channel sends fault signals to the 4 Pair Processors from (Figure 14). Figure 37 shows a Fault Channel[x] diagram (x is equal from 0 to 7). Every channel has a fault selector selecting one source signal from the Source Bus.




Figure 37 - A Fault Channel [x] block diagram

	PERIPHERAL.FIELD_NAME	Default
A _x	SWE_FCFG->FAULT _x _ENABLE__U1	0b
B _x	SWE_FCFG->FAULT _x _INPUT__U7	0b
C _x	SWE_FCFG->FAULT _x _GLITCH_MODE__U1	0b
D _x	SWE_FCFG->FAULT _x _GLITCH_WIDTH__U8	0b
E _x	SWE_FCFG->FAULT _x _INVERT__U1	0b
F _x	SWE_FCFG->FAULT _x _LATCH_MODE__U1	0b
G _x	SWE_FCFG->FAULT _x _STATE__U1	0b
H _x	SWE_FCFG->FAULT _x _CLEAR__U1	0b
I _x	SWE_FCFG->FAULT _x _STATUS__U1	0b

The selected fault sources can be optionally glitch-filtered (C_x) and inverted (E_x). The signal is then sent to the Latch1 and Latch2 blocks after the XOR gate. Latch1 generates the actual hardware signal to force OFF the selected pair in real time in case of a fault. This latch can operate in two modes (F_x): sticky (latch) and transparent. Latch2 feeds a status register readable through the AMBA bus and it is always a sticky bit. When Latch1 is programmed to sticky mode, Latch2 (the readable status bit) will mimic the logic state of Latch1 (actual hardware fault signal). However, if Latch1 is programmed in transparent mode, the status will be set along with Latch1 in case of fault. The status will remain set even after the fault condition has disappeared to inform the software that an actual fault condition occurred and disappeared. Clear of Latch1 and Latch2 can be done by FAULT_x_CLEAR field (J_x).

The selected signal from the Source Bus, the filtered and the output signals are connected to SWE_DEBUG for debugging.

Driver Controller block

As shown in Figure 14, 8 pairs - 4 from Event Driven Timer block and 4 from PWM block are inputs to the Driver Controller. The block diagram of the Driver Controller block is shown in Figure 38.




Figure 38 - The block diagram of the Gate Control block

The Driver Controller has 4 selectors that select 4 pairs to be exported to the driver pins. The selection is done through the DRIVER_x_INPUT register (x is from 0 to 3). The selected timer and their corresponding bits are shown in the table below:

	Timer
0	PWM0
1	PWM1
2	PWM2
3	PWM3
4	EDT0

5	EDT1
6	EDT2
7	EDT3

The selected pair is sent to a Pair Processor[x] block whose diagram is shown in Figure 39.




Figure 39 - The block diagram of the Pair Processor block

	PERIPHERAL.FIELD_NAME	Default
A _x	SWE_DRV->DRIVERx_ENABLE__U1	0b
B _x	SWE_DRV->DRIVERx_HS_FORCE__U1	0b
C _x	SWE_DRV->DRIVERx_LS_FORCE__U1	0b
D _x	SWE_DRV->DRIVERx_HS_FORCE_ENABLE__U1	0b
E _x	SWE_DRV->DRIVERx_LS_FORCE_ENABLE__U1	0b
F _x	SWE_DRV->DRIVERx_PIN_SWAP__U1	0b
G _x	SWE_DRV->DRIVERx_OVERLAP_PROTECTION__U1	0b
H _x	SWE_DRV->DRIVERx_DEADTIME__U8	0b

I _x	SWE_DRV->DRIVER _x _HS_INVERT__U1	0b
J _x	SWE_DRV->DRIVER _x _LS_INVERT__U1	0b
K _x	SWE_DRV->DRIVER _x _OVERLAP_STATUS__U1	0b
L _x	SWE_DRV->DRIVER _x _CLR_OVERLAP_STATUS__U1	0b
M _x	SWE_DRV->DRIVER _x _FAULT0_ENABLE__U1	0b
N _x	SWE_DRV->DRIVER _x _FAULT _k _ENABLE__U1	0b
O _x	SWE_DRV->DRIVER _x _FAULT7_ENABLE__U1	0b
P _x	SWE_DRV->DRIVER _x _HS_MODE__U1	0b
Q _x	SWE_DRV->DRIVER _x _LS_MODE__U1	0b
R	SWE_DRV->DRIVER_PASSWORD__U32	0b

The selected pair inputs can be overridden by setting the force mode bit (D_x for HS and E_x for LS). If the force mode is set to “1” for high side, the value that is set in B_x (for HS) and will be forced into the pair processor block output. Similarly, C_x is set for low side.

The HS and LS output signals can be swapped if necessary (F_x). The LS and HS outputs will be turned OFF if there is a fault on one of the fault condition inputs coming from the Fault Processing block. For this purpose, the fault inputs should be enabled (M_x, N_x, ..., O_x).

To prevent the LS and HS switches from simultaneously turning ON, a hardware programmable minimum dead time between the two outputs (H_x) is present, ensured by the pair processing block itself.

In a case when two switches are not used as a HS and LS pair, the overlap protection feature can be disabled (G_x).

The output signals, HS and LS, can be inverted (I_x and J_x respectively). They are also sent to SWE_DEBUG. The output signals are passed through de-glitching flops before they reach the output pins in order to remove any combinatorial glitches. When the overlap protection is disabled, swapping HS/LS and inverting the outputs can have disastrous consequences if accidentally programmed erroneously. To avoid this, for every Pair Processing block the bits (in red color Figure 45) are grouped into one register, DRIVER_x_PROTECTED_SETTINGS which is password protected. Therefore, in order to change these bits, the value of the DRIVER_PASSWORD register, common for the Pair Processor blocks, must be set to 0x13579BDF before the settings register can be modified. It is highly recommended to clear the PASSWORD register once the procedure is finished. Attempting to modify any of the protected settings without having the correct password written into the PASSWORD register, will have no effect.

I/O Block

The I/O block controls the functionality of the digital input/output pins: The GPIO pins can be configured as:

- Push-pull outputs
- Open-drain outputs
- Inputs with optional pull-up or pull-down.

The SA4041 has 32 GPIOs. In addition to the basic IO functions, to every GPIO can be assigned an alternate function, i.e. to be connected to a hardware peripheral (either an input or an output).

GPIO0 to GPIO7 are slightly different than GPIO8 to GPIO31, since they have faster dedicated paths to export the driver signals.

GPIOx Block ($x = 0$ to 7) is shown in Figure 40. GPIO0 to GPIO7 can export the driver signals coming from the Driver Controller block when P_x and Q_x fields of the Pair Processor block (Figure 41) are set to 1. By default, the drivers are enabled (P_x and Q_x fields are set 1). The fast driver paths are illustrated in Figure 40.




Figure 40 - The block diagram of GPIOx Block ($x = 0...7$)

GPIOx Block ($x = 8$ to 31) is shown in Figure 41. The blocks do not have special driver paths and therefore, the gate drivers cannot be exported on these GPIOs.




Figure 41 - The block diagram of GPIOx Block (x = 8 ... 31)

	PERIPHERAL.FIELD_NAME	Default
A _x	GPIO->OUTPUTx__U1	0b
A _x	GPIO->SET_OUTPUTx__U1	0b
A _x	GPIO->CLR_OUTPUTx__U1	0b
A _x	GPIO->TOGGLE_OUTPUTx__U1	0b
B _x	GPIO->OUTPUT_ENABLEx__U1	0b
B _x	GPIO->SET_OUPUTx_ENABLE__U1	0b
B _x	GPIO->CLR_OUTPUTx_ENABLE__U1	0b
C _x	GPIO->PULL_UP_INPUTx__U1	0b
D _x	GPIO->PULL_DOWN_INPUTx__U1	0b
E _x	GPIO->INVERT_OUTPUTx__U1	0b
F _x	GPIO->INPUTx__U1	0b
G _x	GPIO->ALT_FUNCx__U5	xb
H _x	GPIO->INPUT_RISING_EDGE_IRQ_ENABLES__U1	0b
I _x	GPIO->INPUT_FALLING_EDGE_IRQ_ENABLES__U1	0b
J _x	GPIO->INPUT_RISING_EDGE_IRQS__U1	0b
K _x	GPIO->CLR_INPUT_RISING_EDGE_IRQS__U1	0b
L _x	GPIO->INPUT_FALLING_EDGE_IRQS__U1	0b
L _x	GPIO->CLR_INPUT_FALLING_EDGE_IRQS__U1	0b
M _x	GPIO->JTAG_ENABLE__U1	0b

Every GPIO block has an Alternate Function selector. The selector has 27 inputs. The signals from different hardware blocks are connected to the selectors' inputs. The following table shows the alternate function names.

Selector Number	Alternative Function Name	Selector Number	Alternative Function Name	Selector Number	Alternative Function Name
0	GPIO	9	UART TXD	18	UART HDLC RX1
1	DEBUG_SIGNAL0	10	UART RXD	19	DIG DAC 0
2	DEBUG_SIGNAL1	11	SPI SEN	20	DIG DAC 1
3	DEBUG_SIGNAL2	12	SPI SCK	21	DIG DAC 2
4	DEBUG_SIGNAL3	13	SPI SDO	22	DIG DAC 3
5	DEBUG_SIGNAL4	14	SPI SDI	23	DIG DAC 4
6	DEBUG_SIGNAL5	15	I2C SDA	24	DIG DAC 5
7	DEBUG_SIGNAL6	16	I2C SCK	25	DIG DAC 6
8	DEBUG_SIGNAL7	17	UART HDLC TX1	26	DIG DAC 7

When ALT_FUNCx is set to 0 (i.e. plain GPIO), then the direction (input/output) and the pull-up or pull-down controls of the selected pin can be programmed through the associated registers from the GPIO block. When another alternative function is selected, the controls (I/O, pull-up/down) are determined by the specific alternate function which is selected and cannot be programmed manually.

ALT_FUNCx register (x = 0 to 31) is associated with each GPIO.

OUTPUT register holds the programmed state of the GPIO pins configured as outputs. For instance, writing the value 0x00000005, sets GPIOs 0 and 2, and clears the rest (except the GPIOs which are assigned an Alternate Function). Reading back the register returns the programmed state of the GPIOs, not the actual state of the GPIO pin. For example, if GPIO2 was shorted to ground in the hardware, reading the OUTPUT register will return the value "1" for GPIO2 (the programmed value) and not "0" which is the true state of the GPIO2 in the hardware.

SET_OUTPUT register sets the GPIOs. For example, writing the value 0x00000010 sets GPIO4 and leaves all the other GPIOs unchanged.

CLEAR_OUTPUT register clears GPIOs. For example, writing the value 0x00000014, clears GPIO4 and GPIO2, and leaves all the other GPIOs unchanged.

TOGGLE_OUTPUT toggle the GPIOs with ones and leaves the others unchanged.

INVERT_OUTPUT register inverts the signal coming from the Data selector.

To Output a signal to the pin the following registers are used:

OUTPUT_ENABLE register enables the outputs. When the bit is set to "1" the GPIO is configured as an output, "0" the GPIO is configured as an input. For example, writing the value 0x000000F0 into the register configure GPIOs 4...7 as outputs and the rest as inputs.

SET_OUTPUT_ENABLE register set GPIOs enable. Writing, for example, 0x00000001 into it configures GPIO0 as an output and leaves the others with their previous configuration (direction).

CLEAR_OUTPUT_ENABLE register clears the GPIOs enable. Writing 0x00000002 into the register configures GPIO1 as an input and leaves all other GPIOs with their previous configuration.

For GPIOs configured as inputs, optional pull-up or pull-down internal resistors can be connected if desired, in accordance with the following two registers: PULL_UP and PULL_DOWN.

INPUT register reads the actual state of the GPIOs. The main purpose of this register is to read the state of the GPIOs configured as inputs. However, it can be used to read the actual state of the outputs as well and check, if desired, if the programmed state of the output matches the actual hardware value from the board.

Timer

The timer block consists of two blocks: one for capturing time between two events and one for generating of signals.

Capture (Timing Measurements) block

The Capture block measures the actual time interval between two processed events, GPIO signals, or any combination of those. The block has four channels: Measure Channel x (x = 0 to 3). Each of the channels contains three independent registers – current measurement and min/max values – which are continuously refreshed in the background. When a read request is issued for a particular channel, the three data registers from that channel will be transferred into the AMBA read registers (Figure 42). The AMBA read registers are common for all four channels, hence only one channel can be read at the time. The time intervals (measurements) are expressed in clock ticks (10ns).




Figure 42 – Capture (Timing Measurements) block diagram

	PERIPHERAL.FIELD_NAME	Default
A	CAPTURE->TIME__U32	0b
B	CAPTURE->MAX_TIME__U32	0b
C	CAPTURE->MIN_TIME__U32	0b

A channel of the Capture block is shown in Figure 43. The channel has two selectors for selecting a start and a stop signal for the measurement. The selection is done by START_x_INPUT and STOP_x_INPUT. The measurement can be configured to start and stop on either (falling/rising) edge of the selected start/stop signals by START_x_EDGE and STOP_x_EDGE.

After specifying the signal and the rising/falling edge, the next step is to enable the measurement channel $ENABLE_x$. When the measurement conditions are met, and the first measurement is available, the $CAPTURED_x$ flag is set by the hardware. A read request ($READ_REQUEST$) for that channel should be issued, which will transfer the most recent measurement into the read buffers and will clear the $CAPTURED_x$ flag. After reading, the $CAPTURED_x$ flag will be set again automatically when a new measurement is performed.




Figure 43 - A channel of the Capture (Timing Measurements) block

	PERIPHERAL.FIELD_NAME	Default
A_x	CAPTURE->START $_x$ _U6	0b
B_x	CAPTURE->STOP $_x$ _U1	0b
C_x	CAPTURE->START $_x$ _EDGE_U1	0b
D_x	CAPTURE->STOP $_x$ _EDGE_U1	0b
E_x	CAPTURE->ENABLE $_x$ _U1	0b
F_x	CAPTURE->ENABLE $_x$ _MAX_U1	0b
G_x	CAPTURE-> ENABLE $_x$ _MIN_U1	0b
H_x	CAPTURE->CAPTURED $_x$ _U1	0b
I_x	CAPTURE->READ $_x$ _REQUEST_U1	0b

If the minimum and/or maximum functions are enabled, the minimum and/or maximum values of the currently measured data will be recorded in the dedicated min/max registers.

The maximum and minimum values can be reinitialized by disabling and then re-enabling the maximum and minimum functions respectively.

Compare (Timing Generator)

The Timing Generator can create four signals with the same period but different phases. The period of the pulses in ns, is given by the PERIOD register. A tick is equal to 10 ns. The start of every pulse depends of the value written in the TIME_x register (x is the output signal number from 0 to 3). The output signals are sent to Source Bus and SWE_DEBUG.

PERIPHERAL.FIELD_NAME	Default
COMPARE->ENABLE__U1	0b
COMPARE->LOAD__U1	0b
COMPARE->TIME _x _COMP__U16	0b
COMPARE->PERIOD__U16	0b

The LOAD register is used to start the sequences. Figure 44 provides an example showing the four outputs when the period of the input signals is set to 1 μ s.

- TIME0 is set to 200 ns.
- TIME1 is set to 400 ns.
- TIME2 is set to 600 ns.
- TIME3 is set to 800 ns.




Figure 44 - Example for Output Signals of Timing Generator

Grid PLL

Grid PLL block synchronizes the SA4041 control of the DC to AC inversion and ensures efficient grid current injection operation. The grid voltages are scaled down by voltage divider circuits and then are applied to the subtractors inputs (pins AN12_ACP and AN13_ACN). The subtractors outputs are inputs to the zero-crossing comparator (ZCC) Figure 45.




Figure 45 - Blocks associated with analog inputs AN12_ACP and AN13_ACN.

Figure 46 shows the AC_PLL input selection. The AC PLL inputs can be the ZCC output or one of the 32 GPIOs.




Figure 46 AC-PLL input selection.

	PERIPHERAL.FIELD_NAME	Default
A	AC_PLL-> ZC_COMP_ENABLE_U1	1b
B	AC_PLL-> INPUT_SELECT_U1	0b
C	AC_PLL-> INPUT_INVERT_U1	0b
D	AC_PLL-> GPIO_PIN_FOR_INPUT_U5	0b

The block diagram shown in Figure 47 illustrates the three main functions of the AC PLL block:

- grid frequency measurements;
- grid reconstruction;
- frequency multiplier.

Since the grid zero-crossings are usually affected by noise, the raw input signal will most probably produce glitches around the zero-crossing. To minimize this effect, a glitch filter is applied. To achieve the best performance of the combo comparator/filter, the grid comparator does not have hysteresis.




Figure 47 - AC PLL block diagram

The settings for the SYNC and GLITCH FILTER block are shown in table below.

PERIPHERAL.FIELD_NAME	Default
AC_PLL-> GLITCH_WIDTH__20ns_U15	0b
AC_PLL-> GLITCH_MODE__U1	0b

Five interrupt requests can be generated by the ALPLL. Three of them are grid related:

- at every grid zero-crossing
- at every reconstructed grid zero-crossing
- at every multiplied grid frequency pulse (but not at zero-crossings).

Another two are generated by the general use functional compare blocks that are not related to the AC PLL

- at every compare event from block1 0
- at every compare event from block 1.

The interrupts are enabled by the following bits:

PERIPHERAL.FIELD_NAME	Default
AC_PLL-> ZC_COMP_ENABLE__U1	0b
AC_PLL-> COMPARE0_IRQ_ENABLE__U1	0b
AC_PLL-> COMPARE1_IRQ_ENABLE__U1	0b
AC_PLL->RECONSTRUCTED_AC_CROSSING_IRQ_ENABLE__U1	1b
AC_PLL->RECONSTRUCTED_AC_SAMPLES_IRQ_ENABLE__U1	1b

When ZC_COMP_ENABLE is set to 1, every time the grid crosses zero from negative to positive (rising) and from positive to negative (falling) the grid comparator toggles an interrupt request (IRQ) is generated. The user

should be aware that this IRQ will be delayed with respect to the real zero-crossing due to the glitch filter, depending on the programmed filtration depth.

This interrupt might be useful for some test/debug purposes, but it is unlikely to be used in a typical application. The PLL Grid reconstruction block (Figure 47) generates a reconstructed input signal. This signal is a "clean" replica of the grid zero-crossings, locked to the actual grid and realigned in time to compensate all the delays from the system (including the glitch filter delay). When RECONSTRUCTED_AC_CROSSING_IRQ_ENABLE is set to 1, an interrupt request is generated at every reconstructed zero-crossing. This interrupt, together with the frequency multiplied interrupt, are normally used in a typical application.

In the Frequency multiplier block (Figure 47), the reconstructed signal is multiplied with a programmable factor M, or in other words every reconstructed period is divided by the factor M. M is between 32 and 4096. A typical multiplication factor is 256.

When RECONSTRUCTED_AC_SAMPLES_IRQ_ENABLE is enabled, the interrupt requests are generated M times per grid regenerated period. The interrupts are equally spaced in time. However, these interrupt requests are not generated when the reconstructed zero-crossing interrupts occur.

The AC PLL has 2 general-use functional blocks that generate interrupt requests (Figure 47). Every of the blocks comprises a free running counter, a digital comparator and associated control logic.




Figure 48- General-use functional compare block

	PERIPHERAL.FIELD_NAME	Default
A _x	AC_PLL-> COMPARE _x _ENABLE_U1	0b
B _x	AC_PLL-> COMPARE _x _AUTO_UPDATE_U1	0b
C _x	AC_PLL-> COMPARE _x _COUNT_REG	0b
D _x	AC_PLL-> COMPARE _x _STEP_INTEGER_REG	0b
E _x	AC_PLL-> COMPARE _x _STEP_FRACTIONAL_REG	0b

Basically, an IRQ is generated every time when the free running counter equals the value set in the COMPARE1_COUNT register. Typically, in the interrupt service routine (ISR), a new compare value is calculated and placed in the compare register to generate the next interrupt.

There are two operating modes that are facilitated by the control logic:

- **Auto update mode:** a step is provided in a register and every time a successful compare occurs, automatically the new compare value is calculated in the hardware from the current compare value plus the step and applied for the next compare.

- **Software update mode:** during ISR a new value for compare is calculated in the software and then programmed into the COMPARE1_COUNT register.

The step is written in two registers. One for the integer part and the other for the fractional part.

For example, if we want a step of 100.25 clock cycles, we program 100 in the COMPARE_x_STEP_INTEGER, and 0x4000 (i.e. 0.25 decimal) in the COMPARE_x_STEP_FRACTIONAL register. That will produce 3 times a step of 100 and the 4th time a step of 101. On average it generates a step of 100.25.

Normally, all the registers should be set as desired and then the enable bit should be set (COMPARE_x_ENABLE). This ensures a consistent start of the block.

The status of every IRQ is given in the corresponding field of the STATUS register.

PERIPHERAL.FIELD_NAME	Default
AC_PLL-> AC_CROSSING_IRQ__U1	0b
AC_PLL-> COMPARE0_IRQ__U1	0b
AC_PLL-> COMPARE1_IRQ__U1	0b
AC_PLL-> RECONSTRUCTED_AC_CROSSING_IRQ__U1	0b
AC_PLL-> RECORECONSTRUCTED_AC_SAMPLES_IRQ__U1	0b

The interrupt service routine reads the IRQ flags to detect which event generated the IRQ, and then must clear the corresponding flag by writing a 1 into the corresponding bit.

Grid frequency measurements

PLL synchronizes the grid frequency in different limits. The limits are provided for 50 Hz and 60 Hz through programmable registers. For each case, there are 4 limits, max/min for the wide mode and max/min for the normal mode.

To decide the grid frequency, the PLL should be in the acquisition mode (not locked, switching not enabled) as follows:

- start of life;
- force acquisition from the CPU;
- use fast frequency measurements and fast limits.

To decide the range, the measurements must consistently stay within one of the ranges for a programmable number of grid cycles. Once the decision has been made, it is final until a new acquisition is forced. After the decision has been made, the PLL starts the slow mode/locking process. Grid measurement filters are initialized with best guesses provided by the wide range mode, and then the grid measurement filters are switched to the normal mode. The grid frequency measurement block diagram is shown in Figure 49.




Figure 49 - Grid frequency measurement block diagram

AC PLL can lock for two frequency: 50 and 60 Hz. The registers for the limits are shown in the table below.

PERIPHERAL.FIELD_NAME	Default
AC_PLL-> MAX_50HZ_PERIOD__REG	0b
AC_PLL-> MIN_50HZ_PERIOD__REG	0b
AC_PLL-> MAX_60HZ_PERIOD__REG	0b
AC_PLL->MIN_60HZ_PERIOD__REG	1b

When AC PLL is in the acquisition mode for the first time, wide min and max period limits are used to lock the PLL. When the locking happens a bit in the STATUS register for the wide limits is set to 1.

After the PLL goes into "locked" mode, the nominal min and max limits are used to lock the PLL. When the locking happens a bit in the STATUS register for the normal limits is set to 1.

While the grid period measurement stays within these limits, the PLL is in tracking mode. If the measured grid period exceeds temporarily these limits, the PLL keeps the last valid period and phase (before going out of limits) but reports the condition to the software in the STATUS register. In this case, a decision should be made by software to keep running or force a re-lock.

If the time between 2 consecutive zero-crossings exceeds the value set in the HALF_PERIOD_OVERFLOW_WIDTH register, then a flag in the STATUS register is set reporting that there is no grid.

As shown in Figure 49, the PLL measures separately the positive half grid period and the negative half grid period. The full period can be filtered using a first order low-pass equivalent digital filter. The difference between the positive and negative half periods can be also filtered in the same way to obtain the asymmetry of the grid sensing chain. In table below are shown the registers for setting the filters alpha.

PERIPHERAL.FIELD_NAME	Default
AC_PLL-> PERIOD_FILTER_ALPHA__REG	0x4000
AC_PLL-> PERIOD_ASYMETRY_ALPHA__REG	0x4000

By default, the two registers are set to 0x4000 which corresponds to alpha equal to 0.25.

The status fields corresponded to the grid locking is shown in the table below:

PERIPHERAL.FIELD_NAME	Default
AC_PLL-> NO_GRID__U1	0b
AC_PLL-> WIDE_PERIOD_IN_RANGE__U1	0b
AC_PLL-> FILTERED_PERIOD_IN_RANGE__U1	0b
AC_PLL-> WIDE_PERIOD_TRACKING__U1	0b
AC_PLL-> NOT_LOCKED__U1	0b
AC_PLL-> GRID_COMP_FILTERED__U1	0b

Grid regenerations

The grid regenerator features include:

- dual phase/frequency detectors (PFD) operating on opposing phase to compensate for any comparator asymmetry:
 - due to imperfect rising edge/falling edge asymmetry timing matching of the comparator
 - due to non-exactly 0 threshold
- phase error filtering
 - 2-taps comb filter to completely cancel the asymmetry due to grid comp offset and due to differences between rising and falling edges
 - 1st order low-pass filter after the comb. Guarantees stability. Wide/normal mode for acquisition/locked
- grid regeneration counter
 - real-time frequency and phase programmability
 - when measured frequency and phase are steady for a certain period of time, the counter is preloaded with a best estimate of the frequency and initial phase, and the PFDs are enabled.
- once the PLL is locked
 - it tracks the frequency as long as it stays within the normal limits
 - short term grid glitches are reported to the software immediately, but are not fed to the filters nor PFDs, therefore the grid regenerator keeps running with the previous frequency and phase
 - software decides what short-term means and forces a new acquisition or not.

The grid regeneration block diagram is shown in Figure 50.




Figure 50 - Grid regeneration block diagram

After power-on-reset, the PLL is in the wide mode. If the grid period measurements are within the wide limits for consecutive zero-crossings specified in the `AC_HALF_CYCLES_TO_LOCK` register, then the filtering on the grid period and asymmetry are enabled to go to the normal mode. The normal mode starts. After delay specified in the `LOCK_DELAY` register a phase realignment is triggered on the reconstructed grid signal. After about 1 and a half grid cycles, the grid reconstructed signal will be forced in phase with the grid and will start to track it.

The `DEFAULT_PERIOD` register represents the default reconstructed grid period when grid signal has not been present yet (or never got within the wide limits for enough time. By default, the period is $1/(55 \text{ Hz})$, so it will fall out of range for both 50 Hz or 60 Hz.

As mentioned before, once the PLL is locked (grid reconstructed is forced in phase and tracking mode), the PLL will never get out of lock. Therefore, if the grid is heavily distorted or even lost, the PLL will ride through using the last valid phase and period. To force a unlock, `UNLOCK_PLL` should be set to 1 to force wide measurement mode, and then released (cleared) to allow the PLL to analyze the period measurements and to re-lock if the conditions are met.

When the PLL is in tracking mode, the 2 phase detectors (one on rising zero-crossing and another on falling zero-crossing) are turned on and the phase error is filtered using a first order low-pass equivalent digital filter whose bandwidth is determined by the `PHASE_ERROR_ALPHA` register.

The phase of the reconstructed grid versus the actual grid can be adjusted using the `AC_CROSSING_PHASE_OFFSET` register. The value is signed; because the reconstructed grid can be moved ahead or behind with respect to the zero-crossings received from the grid comparator (for fine tuning).

Frequency multiplier

- the regenerated grid is used as reference for the frequency multiplication
 - the regenerated grid has 50% duty (or very close) of known period
 - the frequency multiplication is recalculated at every half-grid
- anti-islanding

- within each half grid period, the multiplied frequency is artificially set slightly higher
- the phase error accumulates during the current grid half period
- if the grid is driving the PLL, then the phase error is reset at the beginning of a new half grid
- if the PLL is driving the grid, then the resonant component of the (missing) grid drives the next comparator edge sooner and sooner and the frequency eventually goes out of limits.

The frequency multiplier block diagram is shown in Figure 51 **Error! Reference source not found.**




Figure 51 - Frequency multiplier block diagram

The SAMPLES_PER_GRID_PERIOD register configures the frequency multiplier samples per grid period.

Settings	Samples per grid period
000	32
001	64
010	128
011	256
100	512
101	1024
110	2048
111	4096

The RECONSTRUCTED_PERIOD_COMPRESSION register is used for anti-islanding. The measured grid period can be artificially increased or decreased slightly with the value set in the register. The register configures the frequency multiplier period drift value. If the grid is present and driving the grid comparator, then the phase error set in the register will be used at the next zero-crossing and it will not cumulate. If the grid is disconnected (i.e. replaced with a resonant tank), then the PLL will drive the grid and the phase error due to the RECONSTRUCTED_PERIOD_COMPRESSION register will cumulate over multiple grid cycles leading to the grid period being pushed out of the limits.

The `DEBUG_SAMPLE_NUMBER_OUTPUT` register can be used for hardware debug purposes. A signal from PLL is accessible through the debug mux. A pulse is created when the real time sample number will be equal to the value specified in this register.

For example, if you set 256 samples per grid period in the `SAMPLES_PER_GRID_PERIOD` register and write into the `DEBUG_SAMPLE_NUMBER_OUTPUT` register number 64, a pulse will be generated when the phase of the grid voltage is 90°.

AC PLL structure has another 9 registers that are used for reporting.

`REPORT_AC_CROSSING_CAPTURE_TIME` register reports the real-time capture value.

`REPORT_PLL_TIME` register reports the real-time count value.

`REPORT_HALF_PERIOD_POSITIVE_WIDTH` register reports the raw measurement (in 50 MHz ticks) of the positive half-grid period.

`REPORT_HALF_PERIOD_NEGATIVE_WIDTH` register reports the raw measurement (in 50 MHz ticks) of the negative half-grid period.

`REPORT_PERIOD_WIDTH` register reports the raw measurement (in 50 MHz ticks) of the total grid period.

`REPORT_FILTERED_PERIOD_WIDTH` register reports the filtered measurement (in 50 MHz ticks) of the total grid period.

`REPORT_PERIOD_ASYMMETRY` register reports the raw measurement (in 50 MHz ticks) of the fast grid asymmetry (signed, positive half period minus negative half period).

`REPORT_FILTERED_PERIOD_ASYMMETRY` register reports the raw measurement (in 50 MHz ticks) of the filtered grid asymmetry.

Serial Peripheral Interface

The SA4041 Serial Peripheral Interface (SPI) implements full-duplex, synchronous, serial communications, and has the following capabilities:

- master operation
- programmable word size (8 or 16-bits), bit ordering (MSB first / LSB first), clock polarity and phase, and bit rate

Figure 52 shows a block diagram of the SA4041 SPI.




Figure 52 - SPI block diagram

Data to be transmitted over the serial interface should be written to the TX_DATA register. The register should not be written to while the TX_FULL bit in the STATUS register is set, otherwise data loss may occur. When the BIT_SIZE field in the CONTROL register is set to 0, only the lower 8-bits of data written to the register are transmitted, when the field is set to 1, 16-bits of the data are transferred.

Data that is received over the serial interface can be read in the RX_DATA register. When the BIT_SIZE field in the CONTROL register is set to 0, only the lower 8-bits of the register contain valid data.

The STATUS register contains a selection of flags that indicate the current status of the SPI. To clear a bit in the register, write a 1 to it. Writing 0 will leave it unchanged. In table below is given names, decryptions and values its fields:

Fail Name	Description	Values
TX_EMPTY	Transmits buffer empty.	0 - Not empty 1 - Empty
TX_FULL	Transmits buffer full	0 - Not full 1 - Full
TX_OVERFLOW	Transmits buffer overflow	0 - No overflow 1 - Overflow
TX_UNDERRUN	Transmits buffer underrun	0 - No underrun 1 - Underrun
RX_EMPTY	Receives buffer empty	0 - Not empty 1 - Empty
RX_FULL	Receives buffer full	0 - Not full 1 - Full
RX_OVERFLOW	Receive buffer overflow	0 - No overflow 1 - Overflow

The CONTROL register contains a selection of flags that control the operation of the SPI. In table below is given names, decryptions and values of its fields:

Fail Name	Description	Values
ENABLE	Enables the SPI. When disabled, data will not be received or transmitted.	0 - Disabled 1 - Enabled
MODE	Operating mode	0 - Master 1 - Slave
WORD_SIZE	Word size	0 - 8-bits 1 - 16-bits
BIT_ORDER	Bit ordering	0 - MSB first 1 - LSB first
CLOCK_EDGE	Clock polarity	0 - Idle low 1 - Idle high
IDLE_STATE	Transmit interrupt enable	0 - Disabled 1 - Enabled
TX_IRQ_ENABLE	Transmit interrupt enable	0 - Disabled 1 - Enabled
RX_IRQ_ENABLE	Receive interrupt enable	0 - Disabled 1 - Enabled

BIT_WIDTH shows how many ns is each bit.

DEVICE_SELECT is a single bit used to control the GPIO14_SEN output (for bootloader portability), otherwise the user can use any available GPIO to generate SEN function.

UART interface

There are two UARTs in the SA4041. UART0, connected by default as alternate function to pins GPIO8_TX0 and GPIO9_RX0, is a general purpose one. UART1 is connected by default as alternate function to pins GPIO10_HDLC_TX1 and GPIO11_HDLC_RX1. It can be used as a general purpose one, or it can be configured to work with the hardware HDLC interface.

The UARTs have the following capabilities:

- 7 or 8 data bits
- 1 or 2 stop bits
- parity bit (None / Even / Odd / Mark / Space)
- programmable bit rate

Figure 53 shows a block diagram of the SA4041 UARTs.




Figure 53 - UART interface block diagram

UART0

Data to be transmitted over the serial interface should be written to the lower 8 bits of the TX_DATA register. The register should not be written to while the TX_FULL bit in the STATUS register is set, otherwise data loss may occur.

Data that is received over the serial interface can be read in the lower 8 bits of the RX_DATA register.

The STATUS register contains a selection of flags that indicate the current status of the UART. To clear a bit in the register, write a 1 to it. Writing 0 will leave it unchanged. In table below is given names, descriptions and values its fields:

Fail Name	Description	Values
TX_EMPTY	Transmits buffer empty.	0 - Not empty 1 - Empty
TX_FULL	Transmits buffer full	0 - Not full 1 - Full
TX_OVERFLOW	Transmits buffer overflow	0 - No overflow 1 - Overflow
RX_EMPTY	Receives buffer empty	0 - Not empty 1 - Empty
RX_FULL	Receives buffer full	0 - Not full 1 - Full
RX_OVERFLOW	Receive buffer overflow	0 - No overflow 1 - Overflow
RX_PARITY	Parity error	0 - No error 1 - Parity error
RETRY_LIMIT_REACHED	Retry limited reached.	0 - Not reached 1 - Reached

The CONTROL register contains a selection of flags that control the operation of the UART. In table below is given names, descriptions and values of its fields:

Fail Name	Description	Values
ENABLE	Enables the UART. When disabled, data will not be received or transmitted.	0 - Disabled 1 - Enabled
STOP_BITS	Number of stop bits	0 - 1 stop bit 1 - 2 stop bits
DATA_BITS	Number of data bits	0 - 8 data bits 1 - 7 data bits
PARITY_MODE	Parity bit control	0 - No parity bit 1 - Even parity 2 - Odd parity 3 - Mark 4 - Space
FLOW_CONTROL	Flow control	0 - No flow control 1 - RTS/CTS
BREAK	Transmit break. When set, the transmit data line will be held low, signaling a break	0 - Do not send break 1 - Send break
TX_IRQ_ENABLE	Transmit interrupt enable	0 - Disabled

		1 - Enabled
RX_IRQ_ENABLE	Receive interrupt enable	0 - Disabled 1 - Enabled
RX_BREAK_IRQ_ENABLE	Receive break interrupt enable	0 - Disabled 1 - Enabled
LIMIT_REACHED_IRQ_ENABLE	Retry limited reached interrupt enabled	0 - Disabled 1 - Enabled
DUPLEX	Duplex	0 - Full duplex 1 - Half duplex

BIT_WIDTH is a 16-bit register that specifies how many cycles of the SPU clock, each bit is transmitted for. Use of a 16-bit register provides support for a wide range of clock frequencies and baud rates.

UART1 HDLC

TX_CONTROL is the HDLC control field to be transmitted.

TX_ADDRESS shows the HDLC address field to be transmitted.

TX_DATA shows the HDLC data field to be transmitted. Writing to this field will trigger a transmission of an HDLC packet that consists the current contents of the control (TX_CONTROL), address (TX_ADDRESS) and data (TX_DATA) fields.

RX_CONTROL shows the HDLC control field of the last received HDLC packet.

RX_ADDRESS is the HDLC address of the last received HDLC packet.

RX_DATA - HDLC data field of the last received HDLC packet. Reading this field will send an acknowledgement to the RX framer thereby enabling the receipt of the next packet. Until this field is read, the RX framer will hold off all new incoming packets. Pending packets will be stored in the RX FIFO.

RX_CRC - HDLC cyclic redundancy check of the last received HDLC packet.

The fields of the CONTROL register control UART1 HDLC. In the table below are given names, descriptions and values of its fields:

Field Name	Description	Values
CLEAR_COUNTERS	Clear both TX_PACKET_COUNT and RX_PACKET_COUNT registers. This bit is self clearing therefore will always read back as '0'.	0 - Read back 1 - Clear
PARITY_MODE	Parity control	0 - Even parity 1 - Odd parity
PARITY_ENABLE	Enables parity insertion on the UART byte transmission and parity checking on the UART byte reception/	0 - Disabled 1 - Enabled
HDLC_ENABLE	Enable HDLC framers. Both fields: UART_ENABLE and HDLC_ENABLE need to be set for proper HDLC operation.	0 - Disabled 1 - Enabled
UART_ENABLE	Enable the UART interface	0 - Disabled 1 - Enabled

Status register has two fields that provide flow control information:

TX_BUSY – is 1 when the TX framer is busy transferring the HDLC packet to the UART interface (via the TX FIFO). If the TX FIFO is full, the TX framer will keep TX_BUSY until the complete HDLC packet is transferred successfully.

RX_READY is 1 when data is ready to be read.

- During non-HDLC operation, RX_READY register signals that RX_DATA register is ready to be read.
- During HDLC operation, RX_READY indicates that RX_CONTROL, RX_ADDRESS, RX_DATA and RX_CRC are ready to be read. RX_READY will remain in 1 until RX_DATA is read thereby acknowledging to the RX framer that data was received.

I²C serial interface

The SA4041 has an I²C-compatible master interface which implements a subset of the I²C protocol. Only the 7-bit address mode is supported; the 10-bit mode is not supported. The bit rate is programmable.

Read/write messages are sent in the following format:

- 1 byte device address
- 1 byte register address
- 1 or 2 bytes of data (programmable, default 2)

There is no I²C slave implemented on the SA4041. For details on I²C, refer to *NXP Semiconductors* documentation. Data to be transmitted over the I2C interface should be written to the WRITE register.

The Write register should not be written to while the BUSY bit in the DATA_AND_STATUS register is set, otherwise data loss may occur.

WRITE register consist of three fields:

- WRITE_DATA – the size of the transmitted data depends on setting of the DATA_MODE field.

The data bits can be either 16 bits, when DATA_MODE is set to 1, or 8 bits when is set to 0.

- RITE_REG_ADDRESS – shows the 8 bits register address within the device the data should be transmitted.

- WRITE_DEV_ADDRESS – shows 7 bits device address to which the data should be transmitted.

Data that is received over the I2C interface can be read in the READ register. The register has two fields:

READ_REG_ADDRESS shows 8 bits register address within the device the data should be read from.

READ_DEV_ADDRESS shows 7 bits device address from which the data should be read.

The DATA_AND_STATUS register contains of the following flags:

- DATA – shows the data read from an I2C read cycle, when transfer is completed i.e. the BUSY flag goes back to 0. - -

- CLOCK_STATUS – shows the status of the I2C clock. When the flag shows 1 the clock is disabled, when 0, the clock is enabled.

- BUSY – the flag stays 1 while a I2C transfer is in progress, goes to 0 when the transfer is done.

- ERROR - the flag is set/cleared after each I2C transfer, depending if there were any I2C errors during the transfer.

DISABLE_CLOCK - writing a '1' in the filed disables the I2C clock; writing a '0' enables the clock (default is 0).

PRESCALLER register shows the I2C clock division ratio with respect to the CPU clock.

Watchdog

The watchdog's main purpose is to watch over the user program and make sure that it is executing properly. It will produce a signal which resets all digital circuitry including the CPU if it is not fed within the set timeout period. Feeding the watchdog is achieved by writing specific values to the "bone" registers. Typically, the user program writes one of the bones in the main routine and the other bone in the interrupt routine. If either routine is not running due to a stalled loop or the lack of CPU cycles, then a reset will be initiated which may allow the system to recover. Figure 54 shows SA4041 watchdog system a block diagram.




Figure 54- SA4041 Watchdog system block diagram.

Watchdog Registers

The watchdog registers are defined in watchdog.h and visible in the Helios GUI application under the WATCHDOG structure.

PERIPHERAL->FIELD	Type	POR Value
WATCHDOG->ENABLE U1	WO	OFF
WATCHDOG->POR_INDICATOR_CLEAR U1	WO	OFF
WATCHDOG->WD_INDICATOR_CLEAR U1	WO	OFF
WATCHDOG->PWRON_WATCHDOG_DISABLE U1	WO	OFF
WATCHDOG->ENABLED U1	RO	OFF
WATCHDOG->POR_INDICATOR U1	RO	ON
WATCHDOG->WD_INDICATOR U1	RO	OFF
WATCHDOG->PWRON_WATCHDOG_ENABLED U1	RO	ON
WATCHDOG->BONE0_FAIL U1	RO	OFF
WATCHDOG->BONE1_FAIL U1	RO	OFF
WATCHDOG->TIMEOUT U32	RW	0xFFFFFFFF
WATCHDOG->BONE0 U32	WO	0
WATCHDOG->BONE1 U32	WO	0
WATCHDOG->PRESERVED U32	RW	0

Watchdog Functions and Features

Power-on Watchdog

The watchdog guards against improper booting by starting in a special mode. The user software must disable the power-on watchdog after booting by setting PWRON_WATCHDOG_DISABLE. If this is not set, then a watchdog reset will occur after 85 seconds.

Watchdog

The watchdog cannot be disabled once it is enabled. BONE0 must be written with 0x1234ABCD and BONE1 must be written with 0x5678CDEF within the timeout period to prevent a reset. The timeout value which counts CPU cycles is reloaded only after both bones have been written so changing this value does not immediately change the

actual timeout in progress. Whichever bone(s) have not been written since the counter was reloaded, and therefore caused the reset, will be indicated by the bone fail values.

Preserved Value

The PRESERVED register will not be cleared by a watchdog reset. It however will be cleared during a power-on reset. This register could be used as a counter register to track the number of watchdog resets which have occurred since the last power-on reset or store a specific value to be recalled when the software reboots. It would be up to the software to increment the value or write a specific value to this register to be preserved.

Power-on Reset Indicator

POR_INDICATOR is set during a power on reset and only cleared by setting the POR_INDICATOR_CLEAR. A subsequent watchdog reset will not clear this value. An external device which communicates with the software could clear this value. If it is later found to be set, then a power-on reset has occurred, and appropriate actions could be taken.

Watchdog Indicator

WD_INDICATOR will be set when the hardware reset was the result of a watchdog reset as opposed to a power-on reset. A subsequent power-on reset will clear this value. This can be cleared by software using WD_INDICATOR_CLEAR as a way of indicating that the watchdog reset has been serviced. Clearing this value also clears the bone fail flags.

Math Accelerators Block

The Math Accelerator Block includes three blocks that perform mathematical function necessary for calculating. The blocks functionality is explained below:

MATH_SQRT

ARGUMENT register

The number to be square rooted is written to the ARGUMENT register. By writing to it, a busy flag is set, and the SQRT state machine is started automatically. The operation takes up to 16 clock ticks at the Peripheral clock rate 100 MHz to complete the calculation. The busy flag is cleared automatically after the calculation is done. The operation duration depends on the operand effective size:

- up to 16 bits for 8 clock ticks
- 17 to 24 bits for 12 clock ticks
- 25 to 32 bits for 16 clock ticks.

The machine automatically detects the effective size of the operand and decides the cycles number necessary to be completed.

RESULT_TRUNC and RESULT_ROUND registers

After the operation is completed, the result truncated and rounded values are written in the RESULT_TRUNC and RESULT_ROUND registers.

MATH_DIVIDER

NUMERATOR and DENOMINATOR registers

The numerator and denominator are written in the NUMERATOR and DENOMINATOR registers respectively. Both numbers are 32 bits unsigned. The result is 64 bits, with 32 bits integer part and 32 bits fractional part. If the denominator is “0” then the result will be filled with all ones. By writing to any of the NUMERATOR OR DENOMINATOR registers, a busy flag is set, and the divider state machine is started automatically. Writing to any of these operand registers before the calculation is completed will abort the current calculation and restart a new one with the new data. The operation takes about 22 clock cycles at 100 MHz Peripheral clock rate. The busy flag is cleared automatically when the calculation is done.

TRUNC_INTEGER and TRUNC_FRACTIONAL register

The result of the integer and fractional parts of the division result is written in the TRUNC_INTEGER and TRUNC_FRACTIONAL correspondingly. The TRUNC_FRACTIONAL result in this register is truncated with respect to the last binary decimal.

MATH_SIN_COS

ARGUMENT register

The register represents the angle of the desired sin and cos, which is quantized on 10 bits. A value of “0” represents 0°, a value of “512” represents 180°, and the max value, “1023”, represents 359.6484375°. A value of 1024 would represent 360°, but in this implementation, it will wrap down to 0. Writing to the ARGUMENT register triggers the state machine and the result is available in the very next AMBA cycle so a busy flag is not necessary.

RESULT_SIN and RESULT_COS registers

The registers show the results of sin and cos of the written in the ARGUMENT register.

The SIN (COS) register contains the truncated sin (cos) value of the argument. The result is in 16 bit two’s complement format.

Example:

sin (256) produces 32767

sin (512+256) produces -32767

Timer

Two 32-bit timers (x = 0 and 1) are located inside the timer peripheral for the main purpose of generating interrupts. They are clocked at the same speed as the CPU which is typically 50 MHz. Each counter goes from 0 up to COMP3_PERIOD - 1 before repeating. Three other COMP registers provide counts for comparison, creating additional interrupt signals which can be individually enabled and masked giving significant flexibility in dividing up the count sequence in time.

Timer Registers

The timer registers are defined in timer.h and visible in the Helios GUI application under the TIMER structure.

PERIPHERAL->FIELD	Type	Default
TIMER->COUNTx ENABLE U1	RW	OFF
TIMER->COUNTx COMP0 EQUAL ENABLE U1	RW	OFF
TIMER->COUNTx COMP1 EQUAL ENABLE U1	RW	OFF
TIMER->COUNTx COMP2 EQUAL ENABLE U1	RW	OFF
TIMER->COUNTx COMP3 EQUAL ENABLE U1	RW	OFF
TIMER->COUNTx COMP0 EQUAL IRQ ENABLE U1	RW	OFF
TIMER->COUNTx COMP1 EQUAL IRQ ENABLE U1	RW	OFF
TIMER->COUNTx COMP2 EQUAL IRQ ENABLE U1	RW	OFF
TIMER->COUNTx COMP3 EQUAL IRQ ENABLE U1	RW	OFF
TIMER->COUNTx COMP0 EQUAL U1	RO	OFF
TIMER->COUNTx COMP1 EQUAL U1	RO	OFF
TIMER->COUNTx COMP2 EQUAL U1	RO	OFF
TIMER->COUNTx COMP3 EQUAL U1	RO	OFF
TIMER->COUNTx COMP0 EQUAL CLEAR U1	WO	OFF
TIMER->COUNTx COMP1 EQUAL CLEAR U1	WO	OFF
TIMER->COUNTx COMP2 EQUAL CLEAR U1	WO	OFF
TIMER->COUNTx COMP3 EQUAL CLEAR U1	WO	OFF
TIMER->COUNTx COMP0 20ns U32	RW	0
TIMER->COUNTx COMP1 20ns U32	RW	0
TIMER->COUNTx COMP2 20ns U32	RW	0
TIMER->COUNTx COMP3 PERIOD 20ns U32	RW	0
TIMER->COUNTx 20ns U32	RO	0xFFFFFFFF

Timer Functions and Features

Compare values

Four compare values create an EQUAL signal when they match¹ the count. If the EQUAL_ENABLE is set, then the EQUAL flag will be set in the register for the software to read and clear.

¹ COMP3_PERIOD matches when the count is COMP3_PERIOD – 1 since this is the period register and the count resets to zero prior to reaching this value.

Interrupt Requests

If the IRQ_ENABLE is set, then the processor will be interrupted when the EQUAL flag is set provided that the interrupt mask has also been set. The CPU interrupt mask for the timer can be set with the following command:

```
esi_interrupt_set_mask(esi_interrupt_get_mask() | PERIPHERAL_INTERRUPT__INDEX__TIMER);
```

Debug Signals

Two debug signals are derived from the COMP_EQUAL flags:

- TIMER_COUNTx_0_1_EQUAL is set when COMP0 equals the count and clears when COMP1 equals the count.
- TIMER_COUNTx_2_3_EQUAL is set when COMP2 equals the count and cleared when the counter reaches its final count.

The actual hardware signal when observed is delayed by one clock period.

Digital DAC

SA4041 has 8 digital DACs. The digital DACs can function in either PWM or Sigma-Delta modes. A register controls the DACs clock frequency. When the DAC is set in PWM mode, a register can set the duty cycle. The maximum value is when the register is set to 0x400 which responds to 100%. Setting the register to 0x200, the duty cycle is 50% and setting to 0x00 the duty cycle is 0%. Every digital DAC can be exported on a GPIOx pin (x = 0-31) by setting its ALT_FUNCx.

In the table below are the field names for the digital DACs (x = 0 to 7).

PERIPHERAL.FIELD_NAME	Default
DIGITAL_DAC->DACx_ENABLE__U1	0b
DIGITAL_DAC->DACx_MODE__U2 ¹	0b
DIGITAL_DAC->DACx_PRESCALER__U1 ²	0b
DIGITAL_DAC->DACx_DUTY__U10 ³	0b
GPIO->ALT_FUNCx__U5	xb

¹Mode: 0b = SIGMA DELTA, 1b = PWM.

²Setting the DAC clock frequency: 00= Sets to 100 MHz; 01= Divide by 4 (25 MHz); 10 = Divide by 8 (12.5 MHz); 11 = Divided by 16 (6.25 MHz)

³Setting the DAC duty cycle: 0 to 1024. Example: 0 = 0%; 256 = 0x100 = 25%; 526 = 0x200 =50%, 768=0x300=75%; 1024 =x0x400 =100%.

In table below is shown the numbers that should be selected in the ALT_FUNCx for the corresponding digital DAC to be exported.

Selector Number	Alternative Function Name
19	DIG DAC 0
20	DIG DAC 1
21	DIG DAC 2
22	DIG DAC 3
23	DIG DAC 4
24	DIG DAC 5
25	DIG DAC 6
26	DIG DAC 7

DEBUG

SA4041 is designed to export signals in real-time. Figure 55 shows three selectors used for signals debugging.




Figure 55 SA4041 Debug block

	PERIPHERAL.FIELD_NAME	Default
A _x	SWE_DEBUG->DEBUG_SIGNALx__U8	0b
B _x	DEBUG->SIGNALx__U8	0b
C _y	GPIO->ALT_FUNCy__U5	0b

In the table above $x = 0$ to 7 and $y = 0$ to 31 .

The SWE_DEBUG block has eight selectors A_x that select signals from the Switching Engine Block.

- 0 = CMP0_POS_COMP
- 1 = CMP0_NEG_COMP
- 2 = CMP1_POS_COMP
- 3 = CMP1_NEG_COMP
- 4 = CMP2_POS_COMP
- 5 = CMP2_NEG_COMP
- 6 = CMP3_POS_COMP
- 7 = CMP3_NEG_COMP
- 16 = CMP4_POS_COMP
- 17 = CMP4_NEG_COMP
- 18 = CMP5_POS_COMP
- 19 = CMP5_NEG_COMP
- 20 = CMP6_POS_COMP
- 21 = CMP6_NEG_COMP
- 22 = CMP7_POS_COMP
- 23 = CMP7_NEG_COMP
- 24 = ADC0_AN0_COMP_STATUS
- 25 = ADC0_AN1_COMP_STATUS
- 26 = ADC0_AN2_DCOMP_STATUS
- 27 = ADC0_AN3_COMP_STATUS
- 28 = ADC1_AN12_FLT_COMP_STATUS

29 = ADC1_AN13_FLT_COMP_STATUS
30 = ADC1_AN12_BUF_COMP_STATUS
31 = ADC1_AN13_BUF_COMP_STATUS
32 = ADC2_CHANNEL0_COMP_STATUS
33 = ADC2_CHANNEL1_COMP_STATUS
34 = ADC2_CHANNEL2_COMP_STATUS
35 = ADC2_CHANNEL3_COMP_STATUS
36 = ADC2_CHANNEL4_COMP_STATUS
37 = ADC2_CHANNEL5_COMP_STATUS
38 = ADC2_CHANNEL6_COMP_STATUS
39 = ADC2_CHANNEL7_COMP_STATUS
40 = COMPARE_TIME0_EQUAL
41 = COMPARE_TIME1_EQUAL
42 = COMPARE_TIME2_EQUAL
43 = COMPARE_TIME3_EQUAL
44 = SWE_EDT_INTERLEAVE_PHASE1
45 = SWE_EDT_INTERLEAVE_PHASE2
46 = SWE_EDT_INTERLEAVE_PHASE3
64 = SWE_DRIVER0_LS
65 = SWE_DRIVER0_HS
66 = SWE_DRIVER1_LS
67 = SWE_DRIVER1_HS
68 = SWE_DRIVER2_LS
69 = SWE_DRIVER2_HS
70 = SWE_DRIVER3_LS
71 = SWE_DRIVER3_HS
72 = SWE_EDT0_HS
73 = SWE_EDT0_LS
74 = SWE_EDT1_HS
75 = SWE_EDT1_LS
76 = SWE_EDT2_HS
77 = SWE_EDT2_LS
78 = SWE_EDT3_HS
79 = SWE_EDT3_LS
80 = SWE_PWM0_LS
81 = SWE_PWM0_HS
82 = SWE_PWM1_LS
83 = SWE_PWM1_HS
84 = SWE_PWM2_LS
85 = SWE_PWM2_HS
86 = SWE_PWM3_LS
87 = SWE_PWM3_HS
88 = SWE_PWM0_REFERENCE
89 = SWE_PWM1_REFERENCE
90 = SWE_PWM2_REFERENCE
91 = SWE_PWM0_REFERENCE
92 = SWE_FAULT0
93 = SWE_FAULT1
94 = SWE_FAULT2
95 = SWE_FAULT3
96 = SWE_FAULT4
97 = SWE_FAULT5
98 = SWE_FAULT6
99 = SWE_FAULT7
104 = SWE_FAULT0_SELECTED_SOURCE_RAW
105 = SWE_FAULT1_SELECTED_SOURCE_RAW
106 = SWE_FAULT2_SELECTED_SOURCE_RAW
107 = SWE_FAULT3_SELECTED_SOURCE_RAW
108 = SWE_FAULT4_SELECTED_SOURCE_RAW
109 = SWE_FAULT5_SELECTED_SOURCE_RAW
110 = SWE_FAULT6_SELECTED_SOURCE_RAW

111 = SWE_FAULT7_SELECTED_SOURCE_RAW
112 = SWE_FAULT0_SELECTED_SOURCE_FLT
113 = SWE_FAULT1_SELECTED_SOURCE_FLT
114 = SWE_FAULT2_SELECTED_SOURCE_FLT
115 = SWE_FAULT3_SELECTED_SOURCE_FLT
116 = SWE_FAULT4_SELECTED_SOURCE_FLT
117 = SWE_FAULT5_SELECTED_SOURCE_FLT
118 = SWE_FAULT6_SELECTED_SOURCE_FLT
119 = SWE_FAULT7_SELECTED_SOURCE_FLT
128 = SWE_WINDOW0
129 = SWE_WINDOW1
130 = SWE_WINDOW2
131 = SWE_WINDOW3
132 = SWE_WINDOW4
133 = SWE_WINDOW5
134 = SWE_WINDOW6
135 = SWE_WINDOW7
136 = SWE_WINDOW8
137 = SWE_WINDOW9
138 = SWE_WINDOW10
139 = SWE_WINDOW11
140 = SWE_WINDOW12
141 = SWE_WINDOW13
142 = SWE_WINDOW14
143 = SWE_WINDOW15
144 = SWE_EVENT0
145 = SWE_EVENT1
146 = SWE_EVENT2
147 = SWE_EVENT3
148 = SWE_EVENT4
149 = SWE_EVENT5
150 = SWE_EVENT6
151 = SWE_EVENT7
152 = SWE_EVENT8
153 = SWE_EVENT9
154 = SWE_EVENT10
155 = SWE_EVENT11
156 = SWE_EVENT12
157 = SWE_EVENT13
158 = SWE_EVENT14
159 = SWE_EVENT15
160 = SWE_EVENT0_INPUT
161 = SWE_EVENT1_INPUT
162 = SWE_EVENT2_INPUT
163 = SWE_EVENT3_INPUT
164 = SWE_EVENT4_INPUT
165 = SWE_EVENT5_INPUT
166 = SWE_EVENT6_INPUT
167 = SWE_EVENT7_INPUT
168 = SWE_EVENT8_INPUT
169 = SWE_EVENT9_INPUT
170 = SWE_EVENT10_INPUT
171 = SWE_EVENT11_INPUT
172 = SWE_EVENT12_INPUT
173 = SWE_EVENT13_INPUT
174 = SWE_EVENT14_INPUT
175 = SWE_EVENT15_INPUT
176 = SWE_EVENT0_FILTERED_INPUT
177 = SWE_EVENT1_FILTERED_INPUT
178 = SWE_EVENT2_FILTERED_INPUT
179 = SWE_EVENT3_FILTERED_INPUT

180 = SWE_EVENT4_FILTERED_INPUT
181 = SWE_EVENT5_FILTERED_INPUT
182 = SWE_EVENT6_FILTERED_INPUT
183 = SWE_EVENT7_FILTERED_INPUT
184 = SWE_EVENT8_FILTERED_INPUT
185 = SWE_EVENT9_FILTERED_INPUT

The DEBUG selector can select the following signals:

0 = LOW
1 = HIGH
2 = 50 MHz
3 = RX0
4 = 100 MHz
5 = ADC0_CLK
6 = ADC1_CLK
7 = ADC2_CLK
8 = ADC0_BUSY
9 = ADC1_BUSY
10 = ADC2_BUSY
11 = ADC2_SUPLE_HOLD
12 = TIMER_COUNTER0_0_1_EQUAL
13 = TIMER_COUNTER0_2_3_EQUAL
14 = TIMER_COUNTER1_0_1_EQUAL
15 = TIMER_COUNTER1_2_3_EQUAL
16 = SWE_DBG_DEBUG_SIGNAL0
17 = SWE_DBG_DEBUG_SIGNAL1
18 = SWE_DBG_DEBUG_SIGNAL2
19 = SWE_DBG_DEBUG_SIGNAL3
20 = SWE_DBG_DEBUG_SIGNAL4
21 = SWE_DBG_DEBUG_SIGNAL5
22 = SWE_DBG_DEBUG_SIGNAL6
23 = SWE_DBG_DEBUG_SIGNAL7
25 = RX1
26 = TX1
42 = AC_PLL_sync_grid_comp
43 = AC_PLL_comp_filtered
44 = AC_PLL_out_of_range
45 = AC_PLL_compare_0_pulse
46 = AC_PLL_compare_1_pulse
47 = AC_PLL_phdet_re_up_pulse
48 = AC_PLL_phdet_re_dn_pulse
49 = AC_PLL_phdet_fe_up_pulse
50 = AC_PLL_phdet_fe_dn_pulse
51 = AC_PLL_reconstruct_not_locked
52 = AC_PLL_reconstruct_positive
53 = AC_PLL_reconstruct_be
54 = AC_PLL_fmuls_pulse
55 = AC_PLL_sample_pulse
56 = AC_PLL_sample_N

Applications, Implementation and Layout

Application

SA4041 is a highly integrated mixed-signal IC with the industry's most complete set of analog and digital power peripherals for high-performance power system designs. It can be used for the following applications:

- AC/DC - Power-Factor-Corrected- Bridgeless & Interleaved
- DC/DC - LLC, Half-Bridge, Phase-Shifted Full-Bridge, etc.
- Charging – On-board (EV), Charge Stations, Off-grid
- Inverters – Bidirectional, Automotive, UPS and Storage
- Heavy Industrial – Electrified Equipment, HVAC, Welding
- Single-panel and dual-panel micro-inverters
- Battery and fuel cell inverters (unidirectional and bidirectional)
- VAR compensator
- Interleaved multi-phase battery charger for high-power applications

Implementations

Solantro has developed different SA4041 based platforms. Some of them are listed below.

PFC Architecture based on SA4041

Error! Reference source not found. shows a simplified SA4041-based totem-pole PFC circuit. PFC is achieved by sensing the inductor current, the grid voltage, the PFC output voltage, and the boost switching node “B” voltage.




Figure 56 - Simplified SA4041-based totem-pole PFC circuit. (Power train in black, driver circuits in green, current sensing circuits in blue, and voltage measurement circuits in red.)

Figure 57 shows the internal components of the SA4041 that are essential for implementing control of Solantro's totem-Pole PFC.




Figure 57 - Simplified SA4041-based totem-pole PFC control circuit

The SA4041 also provides four logical signals to control the drivers for the four transistors used in the totem-pole architecture. The grid monitoring block is a grid-tied, high-performance digital PLL. Accurate grid voltage monitoring is necessary for grid compliance. Instantiating this function as a separate hardware peripheral achieves grid compliance with a minimum of software/processor burden. This leaves many more CPU resources to implement housekeeping, telemetry, and communications in comparison with other controller solutions.

Depending upon the application, a designer must select one of two methods for deriving the waveform. The SA4041's rich hardware peripheral set supports either method. In the first method, the input grid current follows an ideal sinusoidal waveform independent of the grid voltage waveform. In the second method, the input current waveform is directly tracked to the grid voltage waveform. Both methods can be implemented through firmware utilizing the integrated digital PLL and supporting hardware.

The SA4041 controls the operation of two synchronous boost converters. Boost 1 during the positive half of the grid cycle and Boost 2 during the negative half of the grid cycle. It does this through hysteresis control using two event driven timers. To maintain high efficiency and low electromagnetic interference (EMI), the boosts should work either in Transition Mode (TM) or Continuous Conduction Modes (CCM). The proper mode depends on the instantaneous input current value. At low instantaneous currents, TM switching is desirable to ensure soft switching. At high instantaneous currents, CCM and hard switching are desirable. That keeps the ripple within reasonable limits that minimize conduction losses. Overall, the

switching frequency should be kept within limits that minimize the switching losses while still being outside of the bandwidth of the output low-pass filter. The constraints mentioned above can be easily addressed by the hardware peripherals implemented in the SA4041 controller.

To perform hysteresis control, the input inductor current (grid current) creates events for turning *OFF* switches B_1 and B_2 while the switching node B voltage creates events for turning *ON* switches B_1 and B_2 . Figure 58 shows SA4041 Switching Engine configuration for Solantro Totem-Pole PFC.




Figure 58 SA4041 switching engine configuration for Solantro totem-pole PFC.

The timing diagram of the boost converter, Boost 1, is shown in Figure 59. The diagram includes the waveforms of the sensing signals, the inductor current $i_{L_{in}}$, the switching node B voltage V_B , events 4 to 7, their corresponding windows, and the drivers' signals DRV0HS and DRV0LS.




Figure 59 -Timing diagram of the Solantro totem-pole PFC Boost 1.

For more information on 1 kW Solantro's PFC platform see the following document.

DPD1153-1_SA4041_Totem-Pole_Bridgeless_PFC_Platform_AppNote.

LLC Architecture based on SA4041

Figure 60 shows a simplified SA4041-based LLC converter circuit. The LLC dynamic response is controlled by the charge control method. By controlling the input charge cycle-by-cycle, the resonant power stage can be reduced to a 1st order system. The input charge is determined by sensing the series resonant capacitor voltage at the switch's turn off time.




Figure 60 - Simplified SA4041-based LLC converter circuit.

As shown in Figure 60, the voltage of the resonant capacitor is scaled down and used for the charge control. The input and output voltage are also measured by the SA4041. The SA4041 also provides logical signals to control the drivers for the LLC controller. Figure 61 shows a simplified SA4041-based LLC converter control circuit.




Figure 61 - Simplified SA4041-based LLC controller control circuit.

For more information on 1 kW Solantro’s LLC platform see the following document.

DPD1154-1_SA4041_LLC_SeriesResonantConverter_AppNote.

MI-P700A PV inverter SA4041 based

The MI-P700A is a PV inverter supplied from two PV panels. The inverter’s five stages include; two parallel synchronous buck converters; a solid-state step-up transformer (SST) consisting of a series resonant tank; an unfolding bridge; a reactive shunt, and an output filter and surge protection block. A block diagram of the MI-P700 4Q is shown in Figure 62. The buck converter stages maintain the PV panels at their respective maximum power points and act as current sources to supply the SST.

The SST stage has a transformer with a turns ratio of 1:15. The output voltage of the transformer is set by the grid and therefore the input voltage (output of the bucks) is 1/15th of the grid voltage. The transformer galvanically isolates the PV panels from the grid. Since the output of the bucks and therefore the output of the SST is a rectified sine wave, an unfolding bridge is used to create a proper sinusoidal voltage. The output of the unfolding bridge is connected to the reactive shunt. The reactive shunt can adjust the power factor of the inverter output from 0.85 leading to 0.85 lagging. The output filter and surge protection stage provide high frequency filtering of the switching noise and protects against excessive transient voltages. It also limits electromagnetic interference and radio frequency interference.




Figure 62- MI-P700 4Q high level view of stages

The entire control of the PV inverter MI-P700A is done by SA4041. For more information on platform operation see the following document.

1000 W AC battery inverter

The AC battery inverter (ACBI) is a 1000VA, four-quadrant, bidirectional battery inverter controlled by Solantro’s microcontroller SA4041. It can charge a battery from the grid or supply power from the battery to the grid. The ACBI is designed with a “blade” form factor, suitable for mounting in an industry standard 19-inch electrical rack. Figure 63 shows a simplified block diagram of ACBI Development Platform. The ACBI consists of five blocks: DC filter, Solid state transformer (SST), Buck-boost DC- DC converter, H-bridge inverter, and AC Filter and Surge Protection. The ACBI is a bidirectional inverter operating at two modes: charging and discharging the battery. The energy flow and the functions of the blocks depend on the operation mode.




Figure 63 - ACBI high level view block diagram

SA4041 schematic checklist

The SA4041 is intended to work in a noisy environment, therefore to ensure reliable operation it must be protected from the noise. The designer should follow the best practice for electromagnetic compatibility and the recommendations listed in this section must be followed. Specifically, decoupling capacitors should be placed very close to the power pins, the RSTB pin should be connected to pull-up 10 k Ω resistor. It is also relevant to eliminate or attenuate noise in order to avoid that the noise reaches supply, I/O and crystal pins.

Power supply connections

The SA4041 supports a single power supply from 3 to 3.6 V. It has four power pins: a VDDA (pin 5) and two VDD pins (pins 49, 61 and 68). Figure 64 shows power supply connections. Two capacitors are recommended: 100 nF and 4.7 μ F. The decoupling capacitor 100 nF should be placed close to the device for each supply pin pair. Also, for better decoupling low ESR capacitors should be used.




Figure 64 - Power supply connections

Regulators connections

The SA4041 has two 1.8 V regulators, 1V8A (pin 2) and 1V8D (pin 21) and one 3 V regulator 3V0A (pins 7 and 23). Figure 65 shows regulators connections. Two capacitors are recommended: 100 nF and 4.7 μ F. The decoupling capacitor 100 nF should be placed close to the device for each regulator pin pair. Also, for better decoupling, low ESR capacitors should be used.




Figure 65- Regulators connections

0.9 V mid-rail voltage reference connections

The SA4041 has a 0.9 V mid-rail voltage reference that should also be decoupled as shown in Figure 66. A capacitor of 10 nF placed close to the device should be used for decoupling. For better decoupling low ESR capacitors should be used.




Figure 66 - 0.9 V mid-rail voltage reference connections.

Reset circuit connections

An external reset circuit consisting of a resistor and capacitor is connected to the RSTB (pin 70) see Figure 67. The 10 k Ω pull-up resistor makes sure that the reset does not go low unintended causing a device reset. The 100 nF (0402 package) capacitor filters the noise coming to the pins.




Figure 67 – Reset circuit connections

Crystal oscillator connections

An external crystal oscillator applies an input signal of 25 MHz to XI and XO (pins 72 and 71) shown in Figure 68. The crystal should be located as close to the device as possible. Long signal lines may cause too high load to operate the crystal, and cause crosstalk to other parts of the system. To prevent noise coming to the XI and XO pins, two 15 pF decoupling capacitor should be placed close to the device.




Figure 68 - Crystal oscillator connections

Unused pins

All unused analog pins should be grounded.

Layout Example

Figure 69 shows a layout example with SA4041.




Figure 69 - Layout example.

Documentation Support

DPD1125-1__SA4041_SA4041_Functional_Description

DPD1126-1__SA4041_SA4041_HW_and_Register_Users_Guide

[SA4041 Register map.](#)

DPD1153-1_SA4041_Totem-Pole_Bridgeless_PFC_Platform_AppNote

DPD1154-1_SA4041_LLC_SeriesResonantConverter_AppNote

SA4041 Packaging

The SA4041 is packaged in an 80 LQFP 12x12x1.4mm package, as seen in Figure 70.




Figure 70 -IXC2 LQFP Packaging

Table 3 lists the packaging dimensions for the SA4041.

Table 3 - SA4041 LQFP Package Dimensions

Symbol	Millimeters			Inches		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	NA	NA	1.60	NA	NA	0.063
A ₁	0.05	NA	0.15	0.002	NA	0.006
A ₂	1.35	1.40	1.45	0.053	0.055	0.057
D	14.00 BSC			0.551 BSC		
D ₁	12.00 BSC			0.472 BSC		
E	14.00 BSC			0.551 BSC		
E ₁	11.00 BSC			0.472 BSC		
D ₂	9.50			0.374		
E ₂	9.50			0.374		
R ₂	0.08	NA	0.20	0.003	NA	0.008
R ₁	0.08	NA	NA	0.003	NA	NA
θ	0°	3.5°	7°	0°	3.5°	7°
θ ₁	0°	NA	NA	0°	NA	NA
θ ₂	11°	12°	13°	11°	12°	13°
θ ₃	11°	12°	13°	11°	12°	13°
c	0.09	NA	0.20	0.004	NA	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L ₁	1.00 REF			0.039 REF		
S	0.20	NA	NA	0.008	NA	NA
b	0.17	0.20	0.27	0.007	0.008	0.011
e	0.50 BSC			0.020 BSC		
Tolerances of form and position						
aaa	0.20			0.008		
bbb	0.20			0.008		
ccc	0.08			0.003		
ddd	0.08			0.003		
Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch. BSC = basic spacing between centers.						

