

# NE5534, SA5534, SE5534, NE5534A, SA5534A, SE5534A

## Operational Amplifier, Low Noise, Single

The NE/SA/SE5534/5534A are single high-performance low noise operational amplifiers. Compared to other operational amplifiers, such as TL083, they show better noise performance, improved output drive capability, and considerably higher small-signal and power bandwidths.

This makes the devices especially suitable for application in high quality and professional audio equipment, in instrumentation and control circuits and telephone channel amplifiers. The op amps are internally compensated for gain equal to, or higher than, three. The frequency response can be optimized with an external compensation capacitor for various applications (unity gain amplifier, capacitive load, slew rate, low overshoot, etc.).

### Features

- Small-Signal Bandwidth: 10 MHz
- Output Drive Capability: 600  $\Omega$ , 10 V<sub>RMS</sub> at V<sub>S</sub> =  $\pm 18$  V
- Input Noise Voltage: 4 nV/ $\sqrt{\text{Hz}}$
- DC Voltage Gain: 100000
- AC Voltage Gain: 6000 at 10 kHz
- Power Bandwidth: 200 kHz
- Slew Rate: 13 V/ $\mu\text{s}$
- Large Supply Voltage Range:  $\pm 3.0$  to  $\pm 20$  V
- Pb-Free Packages are Available

### Applications

- Audio Equipment
- Instrumentation and Control Circuits
- Telephone Channel Amplifiers
- Medical Equipment




ON Semiconductor®

<http://onsemi.com>




SOIC-8  
D SUFFIX  
CASE 751



PDIP-8  
N SUFFIX  
CASE 626

### PIN CONNECTIONS



### DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 8 of this data sheet.

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

# NE5534, SA5534, SE5534, NE5534A, SA5534A, SE5534A




Figure 1. Equivalent Schematic

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	$V_S$	$\pm 22$	V
Input Voltage	$V_{IN}$	$\pm V_{Supply}$	V
Differential Input Voltage (Note 1)	$V_{DIFF}$	$\pm 0.5$	V
Operating Temperature Range NE SA SE	$T_{amb}$	0 to +70 -40 to +85 -55 to +125	$^{\circ}C$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^{\circ}C$
Junction Temperature	$T_j$	150	$^{\circ}C$
Power Dissipation at 25 $^{\circ}C$	$P_D$	N Package D Package 1150 750	mW
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	N Package D Package 130 158	$^{\circ}C/W$
Output Short-Circuit Duration (Note 2)	-	Indefinite	-
Lead Soldering Temperature (10 sec max)	$T_{slid}$	230	$^{\circ}C$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Diodes protect the inputs against overvoltage. Therefore, unless current-limiting resistors are used, large currents will flow if the differential input voltage exceeds 0.6 V. Maximum current should be limited to  $\pm 10$  mA.
2. Output may be shorted to ground at  $V_S = \pm 15$  V,  $T_{amb} = 25^{\circ}C$ . Temperature and/or supply voltages must be limited to ensure dissipation rating is not exceeded.

# NE5534, SA5534, SE5534, NE5534A, SA5534A, SE5534A

## DC ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}\text{C}$ ; $V_S = \pm 15\text{ V}$ , unless otherwise noted.) (Notes 3, 4 and 5)

Characteristic	Symbol	Test Conditions	NE/SA5534/5534A			SE5534/5534A			Unit
			Min	Typ	Max	Min	Typ	Max	
Offset Voltage	$V_{OS}$	Overtemperature	-	0.5	4.0	-	0.5	2.0	mV
			-	-	5.0	-	-	3.0	mV
	$\Delta V_{OS}/\Delta T$		-	5.0	-	-	5.0	-	$\mu\text{V}/^{\circ}\text{C}$
Offset Current	$I_{OS}$	Overtemperature	-	20	300	-	10	200	nA
			-	-	400	-	-	500	nA
	$\Delta I_{OS}/\Delta T$		-	200	-	-	200	-	$\text{pA}/^{\circ}\text{C}$
Input Current	$I_B$	Overtemperature	-	500	1500	-	400	800	nA
			-	-	2000	-	-	1500	nA
	$\Delta I_B/\Delta T$		-	5.0	-	-	5.0	-	$\text{nA}/^{\circ}\text{C}$
Supply Current Per Op Amp	$I_{CC}$	Overtemperature	-	4.0	8.0	-	4.0	6.5	mA
			-	-	10	-	-	9.0	
Common Mode Input Range Common Mode Rejection Ratio Power Supply Rejection Ratio	$V_{CM}$		$\pm 12$	$\pm 13$	-	$\pm 12$	$\pm 13$	-	V
	CMRR		70	100	-	80	100	-	dB
	PSRR		-	10	100	-	10	50	$\mu\text{V}/\text{V}$
Large-Signal Voltage Gain	$A_{VOL}$	$R_L \geq 600\ \Omega$ , $V_O = \pm 10\ \text{V}$	25	100	-	50	100	-	V/mV
		Overtemperature	15	-	-	25	-	-	
Output Swing	$V_{OUT}$	$R_L \geq 600\ \Omega$	$\pm 12$	$\pm 13$	-	$\pm 12$	$\pm 13$	-	V
		Overtemperature	$\pm 10$	$\pm 12$	-	$\pm 10$	$\pm 12$	-	
		$R_L \geq 600\ \Omega$ ; $V_S = \pm 18\ \text{V}$	$\pm 15$	$\pm 16$	-	$\pm 15$	16	-	
		$R_L \geq 2.0\ \text{k}\Omega$	$\pm 13$	$\pm 13.5$	-	$\pm 13$	$\pm 13.5$	-	
		Overtemperature	$\pm 12$	$\pm 12.5$	-	$\pm 12$	$\pm 12.5$	-	
Input Resistance	$R_{IN}$		30	100	-	50	100	-	k $\Omega$
Output Short Circuit Current	$I_{SC}$		-	38	-	-	38	-	mA

3. For NE5534/5534A,  $T_{MIN} = 0^{\circ}\text{C}$ ,  $T_{MAX} = 70^{\circ}\text{C}$ .

4. For SA5534/5534A,  $T_{MIN} = -40^{\circ}\text{C}$ ,  $T_{MAX} = +85^{\circ}\text{C}$ .

5. For SE5534/5534A,  $T_{MIN} = -55^{\circ}\text{C}$ ,  $T_{MAX} = +125^{\circ}\text{C}$ .

# NE5534, SA5534, SE5534, NE5534A, SA5534A, SE5534A

## AC ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}\text{C}$ ; $V_S = \pm 15\text{ V}$ , unless otherwise noted.)

Characteristic	Symbol	Test Conditions	NE/SA5534/5534A			SE5534/5534A			Unit
			Min	Typ	Max	Min	Typ	Max	
Output Resistance	$R_{OUT}$	$A_V = 30\text{ dB}$ closed-loop $f = 10\text{ kHz}$ ; $R_L = 600\ \Omega$ ; $C_C = 22\text{ pF}$	–	0.3	–	–	0.3	–	$\Omega$
Transient Response		Voltage-follower $V_{IN} = 50\text{ mV}$ $R_L = 600\ \Omega$ ; $C_C = 22\text{ pF}$ ; $C_L = 100\text{ pF}$							
Rise Time	$t_R$		–	20	–	–	20	–	ns
Overshoot	–		–	20	–	–	20	–	%
Transient Response		$V_{IN} = 50\text{ mV}$ ; $R_L = 600\ \Omega$ ; $C_C = 47\text{ pF}$ ; $C_L = 500\text{ pF}$							
Rise Time	$t_R$		–	50	–	–	50	–	ns
Overshoot	–		–	35	–	–	35	–	%
Gain	$A_V$	$f = 10\text{ kHz}$ , $C_C = 0$ $f = 10\text{ kHz}$ ; $C_C = 22\text{ pF}$	–	6.0	–	–	6.0	–	V/mV
Gain Bandwidth Product	GBW	$C_C = 22\text{ pF}$ ; $C_L = 100\text{ pF}$	–	10	–	–	10	–	MHz
Slew Rate	SR	$C_C = 0$ $C_C = 22\text{ pF}$	–	13	–	–	13	–	V/ $\mu\text{s}$
Power Bandwidth	–	$V_{OUT} = \pm 10\text{ V}$ ; $C_C = 0\text{ pF}$ $V_{OUT} = \pm 10\text{ V}$ ; $C_C = 22\text{ pF}$ $V_{OUT} = \pm 14\text{ V}$ ; $R_L = 600\ \Omega$ ; $C_C = 22\text{ pF}$ ; $V_{CC} = \pm 18\text{ V}$	–	200	–	–	200	–	kHz
			–	95	–	–	95	–	
			–	70	–	–	70	–	

## ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}\text{C}$ ; $V_S = 15\text{ V}$ , unless otherwise noted.)

Characteristic	Symbol	Test Conditions	NE/SA/SE5534			NE/SA/SE5534A			Unit
			Min	Typ	Max	Min	Typ	Max	
Input Noise Voltage	$V_{NOISE}$	$f_O = 30\text{ Hz}$ $f_O = 1.0\text{ kHz}$	–	7.0	–	–	5.5	7.0	nV/ $\sqrt{\text{Hz}}$
Input Noise Current	$I_{NOISE}$	$f_O = 30\text{ Hz}$ $f_O = 1.0\text{ kHz}$	–	2.5	–	–	1.5	–	pA/ $\sqrt{\text{Hz}}$
			–	0.6	–	–	0.4	–	
Broadband Noise Figure	–	$f = 10\text{ Hz}$ to 20 kHz; $R_S = 5.0\text{ k}\Omega$	–	–	–	–	0.9	–	dB
Channel Separation	–	$f = 1.0\text{ kHz}$ ; $R_S = 5.0\text{ k}\Omega$	–	110	–	–	110	–	dB

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Open-Loop Frequency Response




Figure 3. Slew Rate as a Function of Compensation Capacitance




Figure 4. Closed-Loop Frequency Response




Figure 5. Large-Signal Frequency Response




Figure 6. Output Short-Circuit Current




Figure 7. Input Bias Current




Figure 8. Input Common-Mode Voltage Range




Figure 9. Supply Current Per Op Amp




Figure 10. Input Noise Voltage Density

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 11. Input Noise Current Density




Figure 12. Total Input Noise Density




Figure 13. Broadband Input Noise Voltage

TEST LOAD CIRCUITS




Figure 14. Frequency Compensation and Offset Voltage Adjustment Circuit




Figure 15. Closed-Loop Frequency Response










Figure 16. Noise Test Block Diagram

# NE5534, SA5534, SE5534, NE5534A, SA5534A, SE5534A

## MARKING DIAGRAMS



**SOIC-8**  
**D SUFFIX**  
**CASE 751**



**PDIP-8**  
**N SUFFIX**  
**CASE 626**

x = Blank or A  
A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week  
G or ■ = Pb-Free Package

## ORDERING INFORMATION

Device	Description	Temperature Range	Shipping <sup>†</sup>
NE5534AD	8-Pin Plastic Small Outline (SO-8) Package	0 to +70°C	98 Units / Rail
NE5534ADG	8-Pin Plastic Small Outline (SO-8) Package (Pb-Free)	0 to +70°C	98 Units / Rail
NE5534ADR2	8-Pin Plastic Small Outline (SO-8) Package	0 to +70°C	2500 / Tape & Reel
NE5534ADR2G	8-Pin Plastic Small Outline (SO-8) Package (Pb-Free)	0 to +70°C	2500 / Tape & Reel
NE5534AN	8-Pin Plastic Dual In-Line Package (PDIP-8)	0 to +70°C	50 Units / Rail
NE5534ANG	8-Pin Plastic Dual In-Line Package (PDIP-8) (Pb-Free)	0 to +70°C	50 Units / Rail
NE5534D	8-Pin Plastic Small Outline (SO-8) Package	0 to +70°C	98 Units / Rail
NE5534DG	8-Pin Plastic Small Outline (SO-8) Package (Pb-Free)	0 to +70°C	98 Units / Rail
NE5534DR2	8-Pin Plastic Small Outline (SO-8) Package	0 to +70°C	2500 / Tape & Reel
NE5534DR2G	8-Pin Plastic Small Outline (SO-8) Package (Pb-Free)	0 to +70°C	2500 / Tape & Reel
NE5534N	8-Pin Plastic Dual In-Line Package (PDIP-8)	0 to +70°C	50 Units / Rail
NE5534NG	8-Pin Plastic Dual In-Line Package (PDIP-8) (Pb-Free)	0 to +70°C	50 Units / Rail
SA5534AD	8-Pin Plastic Small Outline (SO-8) Package	-40 to +85°C	98 Units / Rail
SA5534ADG	8-Pin Plastic Small Outline (SO-8) Package (Pb-Free)	-40 to +85°C	98 Units / Rail
SA5534ADR2	8-Pin Plastic Small Outline (SO-8) Package	-40 to +85°C	2500 / Tape & Reel
SA5534ADR2G	8-Pin Plastic Small Outline (SO-8) Package (Pb-Free)	-40 to +85°C	2500 / Tape & Reel
SA5534AN	8-Pin Plastic Dual In-Line Package (PDIP-8)	-40 to +85°C	50 Units / Rail
SA5534ANG	8-Pin Plastic Dual In-Line Package (PDIP-8) (Pb-Free)	-40 to +85°C	50 Units / Rail
SA5534N	8-Pin Plastic Dual In-Line Package (PDIP-8)	-40 to +85°C	50 Units / Rail
SA5534NG	8-Pin Plastic Dual In-Line Package (PDIP-8) (Pb-Free)	-40 to +85°C	50 Units / Rail
SE5534AN	8-Pin Plastic Dual In-Line Package (PDIP-8)	-55 to +125°C	50 Units / Rail
SE5534ANG	8-Pin Plastic Dual In-Line Package (PDIP-8) (Pb-Free)	-55 to +125°C	50 Units / Rail
SE5534N	8-Pin Plastic Dual In-Line Package (PDIP-8)	-55 to +125°C	50 Units / Rail
SE5534NG	8-Pin Plastic Dual In-Line Package (PDIP-8) (Pb-Free)	-55 to +125°C	50 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



# MECHANICAL CASE OUTLINE

## PACKAGE DIMENSIONS




ON Semiconductor®



SCALE 1:1

PDIP-8  
CASE 626-05  
ISSUE P

DATE 22 APR 2015




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	----	0.210	----	5.33
A1	0.015	----	0.38	----
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52 TYP	
C	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005	----	0.13	----
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
e	0.100 BSC		2.54 BSC	
eB	----	0.430	----	10.92
L	0.115	0.150	2.92	3.81
M	----	10°	----	10°

### GENERIC MARKING DIAGRAM\*



- XXXX = Specific Device Code
- A = Assembly Location
- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

- STYLE 1:  
PIN 1. AC IN  
2. DC + IN  
3. DC - IN  
4. AC IN  
5. GROUND  
6. OUTPUT  
7. AUXILIARY  
8. V<sub>CC</sub>

DOCUMENT NUMBER:	98ASB42420B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	PDIP-8	PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS


ON Semiconductor®



SCALE 1:1

SOIC-8 NB  
CASE 751-07  
ISSUE AK


DATE 16 FEB 2011



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244


### SOLDERING FOOTPRINT\*



SCALE 6:1 (mm/inches)

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### GENERIC MARKING DIAGRAM\*



XXXXXX = Specific Device Code  
 A = Assembly Location  
 L = Wafer Lot  
 Y = Year  
 W = Work Week  
 ■ = Pb-Free Package

XXXXXX = Specific Device Code  
 A = Assembly Location  
 Y = Year  
 WW = Work Week  
 ■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF 2

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**SOIC-8 NB**  
**CASE 751-07**  
**ISSUE AK**

DATE 16 FEB 2011

- |  |   |   |   |
|--|---|---|---|
| <p><b>STYLE 1:</b><br/> PIN 1. EMITTER<br/> 2. COLLECTOR<br/> 3. COLLECTOR<br/> 4. EMITTER<br/> 5. EMITTER<br/> 6. BASE<br/> 7. BASE<br/> 8. EMITTER</p>   | <p><b>STYLE 2:</b><br/> PIN 1. COLLECTOR, DIE, #1<br/> 2. COLLECTOR, #1<br/> 3. COLLECTOR, #2<br/> 4. COLLECTOR, #2<br/> 5. BASE, #2<br/> 6. EMITTER, #2<br/> 7. BASE, #1<br/> 8. EMITTER, #1</p>               | <p><b>STYLE 3:</b><br/> PIN 1. DRAIN, DIE #1<br/> 2. DRAIN, #1<br/> 3. DRAIN, #2<br/> 4. DRAIN, #2<br/> 5. GATE, #2<br/> 6. SOURCE, #2<br/> 7. GATE, #1<br/> 8. SOURCE, #1</p>                            | <p><b>STYLE 4:</b><br/> PIN 1. ANODE<br/> 2. ANODE<br/> 3. ANODE<br/> 4. ANODE<br/> 5. ANODE<br/> 6. ANODE<br/> 7. ANODE<br/> 8. COMMON CATHODE</p>   |
| <p><b>STYLE 5:</b><br/> PIN 1. DRAIN<br/> 2. DRAIN<br/> 3. DRAIN<br/> 4. DRAIN<br/> 5. GATE<br/> 6. GATE<br/> 7. SOURCE<br/> 8. SOURCE</p>   | <p><b>STYLE 6:</b><br/> PIN 1. SOURCE<br/> 2. DRAIN<br/> 3. DRAIN<br/> 4. SOURCE<br/> 5. SOURCE<br/> 6. GATE<br/> 7. GATE<br/> 8. SOURCE</p>  | <p><b>STYLE 7:</b><br/> PIN 1. INPUT<br/> 2. EXTERNAL BYPASS<br/> 3. THIRD STAGE SOURCE<br/> 4. GROUND<br/> 5. DRAIN<br/> 6. GATE 3<br/> 7. SECOND STAGE Vd<br/> 8. FIRST STAGE Vd</p>                    | <p><b>STYLE 8:</b><br/> PIN 1. COLLECTOR, DIE #1<br/> 2. BASE, #1<br/> 3. BASE, #2<br/> 4. COLLECTOR, #2<br/> 5. COLLECTOR, #2<br/> 6. EMITTER, #2<br/> 7. EMITTER, #1<br/> 8. COLLECTOR, #1</p>                              |
| <p><b>STYLE 9:</b><br/> PIN 1. EMITTER, COMMON<br/> 2. COLLECTOR, DIE #1<br/> 3. COLLECTOR, DIE #2<br/> 4. EMITTER, COMMON<br/> 5. EMITTER, COMMON<br/> 6. BASE, DIE #2<br/> 7. BASE, DIE #1<br/> 8. EMITTER, COMMON</p> | <p><b>STYLE 10:</b><br/> PIN 1. GROUND<br/> 2. BIAS 1<br/> 3. OUTPUT<br/> 4. GROUND<br/> 5. GROUND<br/> 6. BIAS 2<br/> 7. INPUT<br/> 8. GROUND</p>  | <p><b>STYLE 11:</b><br/> PIN 1. SOURCE 1<br/> 2. GATE 1<br/> 3. SOURCE 2<br/> 4. GATE 2<br/> 5. DRAIN 2<br/> 6. DRAIN 2<br/> 7. DRAIN 1<br/> 8. DRAIN 1</p>   | <p><b>STYLE 12:</b><br/> PIN 1. SOURCE<br/> 2. SOURCE<br/> 3. SOURCE<br/> 4. GATE<br/> 5. DRAIN<br/> 6. DRAIN<br/> 7. DRAIN<br/> 8. DRAIN</p>   |
| <p><b>STYLE 13:</b><br/> PIN 1. N.C.<br/> 2. SOURCE<br/> 3. SOURCE<br/> 4. GATE<br/> 5. DRAIN<br/> 6. DRAIN<br/> 7. DRAIN<br/> 8. DRAIN</p>  | <p><b>STYLE 14:</b><br/> PIN 1. N-SOURCE<br/> 2. N-GATE<br/> 3. P-SOURCE<br/> 4. P-GATE<br/> 5. P-DRAIN<br/> 6. P-DRAIN<br/> 7. N-DRAIN<br/> 8. N-DRAIN</p>   | <p><b>STYLE 15:</b><br/> PIN 1. ANODE 1<br/> 2. ANODE 1<br/> 3. ANODE 1<br/> 4. ANODE 1<br/> 5. CATHODE, COMMON<br/> 6. CATHODE, COMMON<br/> 7. CATHODE, COMMON<br/> 8. CATHODE, COMMON</p>               | <p><b>STYLE 16:</b><br/> PIN 1. EMITTER, DIE #1<br/> 2. BASE, DIE #1<br/> 3. EMITTER, DIE #2<br/> 4. BASE, DIE #2<br/> 5. COLLECTOR, DIE #2<br/> 6. COLLECTOR, DIE #2<br/> 7. COLLECTOR, DIE #1<br/> 8. COLLECTOR, DIE #1</p> |
| <p><b>STYLE 17:</b><br/> PIN 1. VCC<br/> 2. V2OUT<br/> 3. V1OUT<br/> 4. TXE<br/> 5. RXE<br/> 6. VEE<br/> 7. GND<br/> 8. ACC</p>  | <p><b>STYLE 18:</b><br/> PIN 1. ANODE<br/> 2. ANODE<br/> 3. SOURCE<br/> 4. GATE<br/> 5. DRAIN<br/> 6. DRAIN<br/> 7. CATHODE<br/> 8. CATHODE</p>   | <p><b>STYLE 19:</b><br/> PIN 1. SOURCE 1<br/> 2. GATE 1<br/> 3. SOURCE 2<br/> 4. GATE 2<br/> 5. DRAIN 2<br/> 6. MIRROR 2<br/> 7. DRAIN 1<br/> 8. MIRROR 1</p>   | <p><b>STYLE 20:</b><br/> PIN 1. SOURCE (N)<br/> 2. GATE (N)<br/> 3. SOURCE (P)<br/> 4. GATE (P)<br/> 5. DRAIN<br/> 6. DRAIN<br/> 7. DRAIN<br/> 8. DRAIN</p>   |
| <p><b>STYLE 21:</b><br/> PIN 1. CATHODE 1<br/> 2. CATHODE 2<br/> 3. CATHODE 3<br/> 4. CATHODE 4<br/> 5. CATHODE 5<br/> 6. COMMON ANODE<br/> 7. COMMON ANODE<br/> 8. CATHODE 6</p>  | <p><b>STYLE 22:</b><br/> PIN 1. I/O LINE 1<br/> 2. COMMON CATHODE/VCC<br/> 3. COMMON CATHODE/VCC<br/> 4. I/O LINE 3<br/> 5. COMMON ANODE/GND<br/> 6. I/O LINE 4<br/> 7. I/O LINE 5<br/> 8. COMMON ANODE/GND</p> | <p><b>STYLE 23:</b><br/> PIN 1. LINE 1 IN<br/> 2. COMMON ANODE/GND<br/> 3. COMMON ANODE/GND<br/> 4. LINE 2 IN<br/> 5. LINE 2 OUT<br/> 6. COMMON ANODE/GND<br/> 7. COMMON ANODE/GND<br/> 8. LINE 1 OUT</p> | <p><b>STYLE 24:</b><br/> PIN 1. BASE<br/> 2. EMITTER<br/> 3. COLLECTOR/ANODE<br/> 4. COLLECTOR/ANODE<br/> 5. CATHODE<br/> 6. CATHODE<br/> 7. COLLECTOR/ANODE<br/> 8. COLLECTOR/ANODE</p>                                      |
| <p><b>STYLE 25:</b><br/> PIN 1. VIN<br/> 2. N/C<br/> 3. REXT<br/> 4. GND<br/> 5. IOUT<br/> 6. IOUT<br/> 7. IOUT<br/> 8. IOUT</p>   | <p><b>STYLE 26:</b><br/> PIN 1. GND<br/> 2. dv/dt<br/> 3. ENABLE<br/> 4. ILIMIT<br/> 5. SOURCE<br/> 6. SOURCE<br/> 7. SOURCE<br/> 8. VCC</p>  | <p><b>STYLE 27:</b><br/> PIN 1. ILIMIT<br/> 2. OVLO<br/> 3. UVLO<br/> 4. INPUT+<br/> 5. SOURCE<br/> 6. SOURCE<br/> 7. SOURCE<br/> 8. DRAIN</p>  | <p><b>STYLE 28:</b><br/> PIN 1. SW_TO_GND<br/> 2. DASIC OFF<br/> 3. DASIC_SW_DET<br/> 4. GND<br/> 5. V_MON<br/> 6. VBULK<br/> 7. VBULK<br/> 8. VIN</p>  |
| <p><b>STYLE 29:</b><br/> PIN 1. BASE, DIE #1<br/> 2. EMITTER, #1<br/> 3. BASE, #2<br/> 4. EMITTER, #2<br/> 5. COLLECTOR, #2<br/> 6. COLLECTOR, #2<br/> 7. COLLECTOR, #1<br/> 8. COLLECTOR, #1</p>                        | <p><b>STYLE 30:</b><br/> PIN 1. DRAIN 1<br/> 2. DRAIN 1<br/> 3. GATE 2<br/> 4. SOURCE 2<br/> 5. SOURCE 1/DRAIN 2<br/> 6. SOURCE 1/DRAIN 2<br/> 7. SOURCE 1/DRAIN 2<br/> 8. GATE 1</p>                           |   |   |

<b>DOCUMENT NUMBER:</b>	<b>98ASB42564B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOIC-8 NB</b>	<b>PAGE 2 OF 2</b>

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.