
DATASHEET



CM1, CM3 and CM3L are supported products with EOL dates no earlier than January 2026. For customers embarking on new designs, Raspberry Pi recommends using the newer Compute Module 3+, which offers improved thermal performance, and a wider range of Flash memory options.

Raspberry Pi Compute Module (CM1)

Raspberry Pi Compute Module 3 (CM3)

Raspberry Pi Compute Module 3 Lite (CM3L)

Release 4, August 2021

Copyright 2016-2019 Raspberry Pi (Trading) Ltd. All rights reserved.



Table 1: Release History

Release	Date	Description
1	13/10/2016	First release
2	13/06/2018	 Add entry for VDD_IO=3.3V to Table 5 Document version changed to sequential release numbers (original doc 'Version 1.0' changed to Release 1, this version = Release 2 etc.) ARM ISA for CM3/3L corrected from ARMv7 to ARMv8
3	25/01/2019	- CM1/CM3/CM3L move to legacy status (not recommended for new designs) - Correct small typo in Table 4: GPIO28-45 I/O Supply Voltage
4	04/08/2021	- CM1/CM3/CM3L clarification of legacy status. Earliest EOL date now 2026

The latest release of this document can be found at https://www.raspberrypi.org



Contents

1	Introduction	5
2	Features 2.1 Hardware	66
3	Block Diagram	7
4	Mechanical Specification	9
5	Pin Assignments	11
6	Electrical Specification	13
7	7.1 Supply Sequencing	15 15 16
8	Booting	16
9	9.1 GPIO 9.1.1 GPIO Alternate Functions 9.1.2 Secondary Memory Interface (SMI) 9.1.3 Display Parallel Interface (DPI) 9.1.4 SD/SDIO Interface 9.2 CSI (MIPI Serial Camera) 9.3 DSI (MIPI Serial Display) 9.4 USB 9.5 HDMI	17 18 19 20 20 20 20 21
10		21 21
11	Availability	21
12	Support	21



List of Figures

1	CM1 Block Diagram	7
2	CM3/CM3L Block Diagram	8
3	CM1 Mechanical Dimensions	9
4	CM3 and CM3L Mechanical Dimensions	0
5	Digital IO Characteristics	5



List of Tables

1	Release History
2	Compute Module SODIMM Connector Pinout
3	Pin Functions
4	Absolute Maximum Ratings
5	DC Characteristics
6	Digital I/O Pin AC Characteristics
7	Power Supply Operating Ranges
8	Mimimum Power Supply Requirements
9	GPIO Bank0 Alternate Functions
10	GPIO Bank1 Alternate Functions



1 Introduction

Please note that CM1/CM3/CM3L are now classed as legacy products and not recommended for new designs. For new designs please use Compute Module 3+/Compute Module 3+ Lite, which are electrically identical and largely physically compatible with CM3/CM3L. For more information see the Compute Module 3+ Datasheet available at www.raspberrypi.org

The Raspberry Pi Compute Module (CM1), Compute Module 3 (CM3) and Compute Module 3 Lite (CM3L) are DDR2-SODIMM-mechanically-compatible System on Modules (SoMs) containing processor, memory, eMMC Flash (for CM1 and CM3) and supporting power circuitry. These modules allow a designer to leverage the Raspberry Pi hardware and software stack in their own custom systems and form factors. In addition these module have extra IO interfaces over and above what is available on the Raspberry Pi model A/B boards opening up more options for the designer.

The CM1 contains a BCM2835 processor (as used on the original Raspberry Pi and Raspberry Pi B+ models), 512MByte LPDDR2 RAM and 4Gbytes eMMC Flash. The CM3 contains a BCM2837 processor (as used on the Raspberry Pi 3), 1Gbyte LPDDR2 RAM and 4Gbytes eMMC Flash. Finally the CM3L product is the same as CM3 except the eMMC Flash is not fitted, and the SD/eMMC interface pins are available for the user to connect their own SD/eMMC device.

Note that the BCM2837 processor is an evolution of the BCM2835 processor. The only real differences are that the BCM2837 can address more RAM (up to 1Gbyte) and the ARM CPU complex has been upgraded from a single core ARM11 in BCM2835 to a Quad core Cortex A53 with dedicated 512Kbyte L2 cache in BCM2837. All IO interfaces and peripherals stay the same and hence the two chips are largely software and hardware compatible.

The pinout of CM1 and CM3 are identical. Apart from the CPU upgrade and increase in RAM the other significant hardware differences to be aware of are that CM3 has grown from 30mm to 31mm in height, the VBAT supply can now draw significantly more power under heavy CPU load, and the HDMI_HPD_N_1V8 (GPIO46_1V8 on CM1) and EMMC_EN_N_1V8 (GPIO47_1V8 on CM1) are now driven from an IO expander rather than the processor. If a designer of a CM1 product has a suitably specified VBAT, can accommodate the extra 1mm module height increase and has followed the design rules with respect to GPIO46_1V8 and GPIO47_1V8 then a CM3 should work fine in a board designed for a CM1.



2 Features

2.1 Hardware

- Low cost
- Low power
- · High availability
- · High reliability
 - Tested over millions of Raspberry Pis Produced to date
 - Module IO pins have 35u hard gold plating

2.2 Peripherals

- 48x GPIO
- 2x I2C
- 2x SPI
- 2x UART
- 2x SD/SDIO
- 1x HDMI 1.3a
- 1x USB2 HOST/OTG
- 1x DPI (Parallel RGB Display)
- 1x NAND interface (SMI)
- 1x 4-lane CSI Camera Interface (up to 1Gbps per lane)
- 1x 2-lane CSI Camera Interface (up to 1Gbps per lane)
- 1x 4-lane DSI Display Interface (up to 1Gbps per lane)
- 1x 2-lane DSI Display Interface (up to 1Gbps per lane)

2.3 Software

- ARMv6 (CM1) or ARMv8 (CM3, CM3L) Instruction Set
- Mature and stable Linux software stack
 - Latest Linux Kernel support
 - Many drivers upstreamed
 - Stable and well supported userland
 - Full availability of GPU functions using standard APIs



3 Block Diagram




Figure 1: CM1 Block Diagram






Figure 2: CM3/CM3L Block Diagram



4 Mechanical Specification

The Compute Modules conform to JEDEC MO-224 mechanical specification for 200 pin DDR2 (1.8V) SODIMM modules (with the exception that the CM3, CM3L modules are 31mm in height rather than 30mm of CM1) and therefore should work with the many DDR2 SODIMM sockets available on the market. (Please note that the pinout of the Compute Module is not the same as a DDR2 SODIMM module; they are not electrically compatible.)

The SODIMM form factor was chosen as a way to provide the 200 pin connections using a standard, readily available and low cost connector compatible with low cost PCB manufacture.

The maximum component height on the underside of the Compute Module is 1.2mm.

The maximum component height on the top side of the Compute Module is 1.5mm.

The Compute Module PCB thickness is 1.0mm +/- 0.1mm.

Note that the location and arrangement of components on the Compute Module may change slightly over time due to revisions for cost and manufacturing considerations; however, maximum component heights and PCB thickness will be kept as specified.

Figure 3 gives the CM1 mechanical dimensions. Figure 4 gives the CM3 and CM3L mechanical dimensions.




Figure 3: CM1 Mechanical Dimensions






Figure 4: CM3 and CM3L Mechanical Dimensions



5 Pin Assignments

PIN 1 1 3 5 7 9 9 111 13 15 17 17 19 12 12 12 12 12 12 12 12 12 12 12 12 12	PINI	N N N N N N N N N N N N N N N N N N N	IC I	SDX_CLK SDX_CMD VD SDX_D0 SDX_D1	NC N
3 5 7 9 11 13 15 17 19 21 22 25 27 29 33 35 37 39 41 43 47 49 51 55 57 66 67 67 67 77 77 79 81 83 85 87 87 87 87 87 87 87 87 87 87 87 87 87	4 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	N N N N N N N N N N N N N N N N N N N	IC I	SDX_VDD SDX_VDD SDX_VDD SDX_VDD SDX_CLK SDX_CMD ID SDX_DD SDX_DD SDX_D1 SDX_D1 SDX_D1 SDX_D1 SDX_D1 SDX_D2 SDX_D3 GND GPIO29 GPIO29 GPIO29 GPIO30 GPIO30 GPIO30 GPIO31 GND GPIO32 GND GPIO32 GND GPIO32 GND GPIO34 GND GPIO35 GND GPIO35 GND GPIO36 GPIO36 GPIO37 GND GPIO37 GND GPIO36 GPIO37 GND GPIO37 GND GPIO38 GND GPIO37 GND GPIO37 GND GPIO38 GND GPIO39 GND GPIO41 GND GPIO41 GND GPIO41 GND GPIO44 GPIO44 GPIO45 GND GPIO45 GND GPIO46 GPIO47 GND GPIO46 GPIO47 GND GPIO47 GND GPIO47 GND GPIO47 GND GPIO47 GND GPIO48 GPIO47 GND GPIO48 GPIO45 GND GPIO45 GND GPIO45 GND GPIO45 GND GPIO45	NC N
7 9 11 13 15 17 19 21 32 25 27 29 31 33 35 37 39 41 43 55 57 59 61 63 65 66 67 67 97 77 79 18 83 85 77 79 91 83 85 85 89 91 91 91 91 91 91 91 91 91 91 91 91 91	8 8 100 121 144 146 146 146 146 146 146 146 146 14	N N N N N N N N N N N N N N N N N N N	GP G	ID SDX_CLK SDX_CMD ID SDX_CMD ID SDX_D1 ID SDX_D1 ID SDX_D1 ID SDX_D3 ID SDX	NC N
9 111 13 15 17 19 22 27 29 31 35 37 41 43 45 47 47 49 51 53 65 65 67 67 77 77 79 81 83 85 87 89 91 91 91 91 91 91 91 91 91 91 91 91 91	11111111111111111111111111111111111111	N N N N N N N N N N N N N N N N N N N	IC GO	SDX_CLK SDX_CMD SDX_DD	NC N
111 13 15 17 19 21 22 27 29 31 33 35 35 45 47 49 51 63 65 67 69 71 77 77 79 81 83 85 87 77 79 99 99 99 99 99 99 99 99 99 99 99	121 144 166 188 188 188 188 188 188 188 188 188	N N N N N N N N N N N N N N N N N N N	GE G	SDX_CMD ID SDX_DD SDX_DD SDX_DD SDX_DD SDX_DD SDX_DD SDX_DB GND GPIO28 GPIO29 GND GPIO30 GPIO40 GPIO40 GPIO40 GPIO40 GPIO41 GPIO42 GPIO45	NC N
13 15 21 22 27 29 33 35 47 47 49 51 55 57 59 61 63 65 67 77 77 79 81 83 85 87 89 91 91 91 91 91 91 91 91 91 91 91 91 91	144 168 168 168 168 168 168 168 168 168 168	I HI HI E E	GH G	ID SDX_DD	NC NC NC NC NC NC NC NC NC NC NC NC NC N
15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 55 55 57 61 63 63 67 69 71 77 77 77 81 83 88 89 91 91 91 91 91 91 91 91 91 91 91 91 91	161 188 200 222 222 244 244 33 30 363 383 242 344 364 365 365 365 365 365 365 365 365 365 365	N N N N N N N N N N N N N N N N N N N	IC I	SDX, DO. SDX	NC NC NC NC
19 21 23 23 25 27 29 31 33 35 41 47 49 49 55 55 67 67 69 67 67 77 77 81 83 85 87 89 91 92 93 99 99 99 99 99 90 90 90 90 90 90 90 90	202 222 243 243 243 243 243 243 243 243 24	h Hill	GP G	ID SDX D2 SDX D2 SDX D2 SDX D2 SDX D2 SDX D2 SDX D3	NC NC NC
21 23 25 27 29 31 33 35 37 39 41 43 44 47 49 51 55 55 57 59 61 63 65 67 67 77 77 79 81 83 85 87 89 99 99 99 90 90 90 90 90 90 90 90 90 90	222 244 343 344 345 345 345 345 345 345 345 3	HH	DMI_HPM	SDX D2 SDX D3 GND GPI028 GPI029 GPI030 GPI030 GPI031 GPI031 GPI031 GPI032 GPI033 GPI033 GPI033 GPI033 GPI033 GPI034 GPI035 GPI036 GPI036 GPI036 GPI037 GPI036 GPI036 GPI037 GPI036 GPI037 GPI036 GPI037 GPI037 GPI037 GPI038 GPI039 GPI03	NC NC
23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 65 67 69 71 73 75 77 77 79 81 83 85 87 89 91 91 91 91 91 91 91 91 91 91 91 91 91	244 266 303 322 344 366 363 363 364 400 404 466 466 666 666 666 666 666 6	HILLER	C C	SDK_D3	NC DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD
27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 67 69 71 77 79 81 83 85 87 89 91 93 99 99 101	266 228 242 444 466 488 252 252 252 252 252 252 252 252 252 2	HILLER	C C	GND GPI028 GPI029 GND GPI030 GPI030 GPI031 GND GPI031 GND GPI032 GND GPI032 GPI033 GND GPI034 GPI033 GND GPI036 GPI037 GND GPI037 GND GPI038 GPI039 GND GPI039 GND GPI041 GPI041 GPI041 GPI041 GPI044 GPI044 GPI045	D DDD
29 31 33 35 37 39 41 43 45 47 51 53 55 67 67 69 71 77 79 81 83 85 87 89 91 93 99 99 101	303 323 344 346 346 346 346 346 346 346 346 34	HILLER	(C	GPIO29 GND GPIO30 GPIO31 GND GPIO31 GND GPIO32 GPIO32 GPIO33 GND GPIO32 GPIO33 GND GPIO34 GPIO34 GPIO35 GND GPIO34 GPIO39 GPIO39 GPIO39 GND GPIO40 GPIO40 GND GPIO40 GND GPIO40 GND GPIO40 GND GPIO40 GPIO40 GPIO40 GPIO41 GND GPIO41 GND GPIO42 GPIO43 GND GPIO44 GPIO45 GND GPIO44 GPIO45 GND GPIO45 GND GPIO46 GPIO46 GPIO47 GPIO47 GND GPIO47 GND GPIO47	DD .
31 33 35 37 39 41 43 45 47 49 51 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 99 90 90 90 90 90 90 90 90	322 344 366 378 388 388 448 466 468 500 522 544 566 666 668 668 707 777 787 800 822 848 848 848 849 849 849 849 849	HII	(C	GND GPI030 GPI031 GND GPI031 GND GPI00-27_VD GND GPI032 GPI033 GND GPI033 GND GPI033 GND GPI034 GPI035 GND GPI031 GPI036 GPI037 GND GPI036 GPI037 GND GPI038 GPI039 GPI039 GPI039 GPI039 GPI039 GPI040 GPI040 GPI040 GPI041 GND GPI044 GPI045 GPI043 GND GPI044 GPI045 GPI044 GPI045	DD .
33 35 37 41 43 44 47 49 51 53 55 61 63 65 67 77 79 81 83 85 87 79 91 93 95 97 99 101	3443 366 388 400 401 488 401 406 488 406 407 407 407 408 407 408 408 408 408 408 408 408 408 408 408	HILLER	(C	GPIO30 GPIO31 GND GPIO32-45_VC GND GPIO32-691033 GND GPIO35 GND GPIO35 GND GPIO36 GPIO37 GND GPIO36 GPIO37 GND GPIO36 GPIO37 GND GPIO37 GND GPIO38 GPIO39 GPIO40 GPIO40 GPIO40 GPIO40 GPIO40 GPIO40 GPIO40 GPIO40 GPIO40 GPIO41 GND GPIO42 GPIO43 GND GPIO43 GND GPIO43 GND GPIO44 GPIO45 GND GRID GND GPIO45 GND GRID GND GRID GND GPIO45 GND GND GRID GND GND GND GND GND GND GND GND GND GN	DD .
35 37 39 41 43 45 47 49 51 53 55 57 61 63 65 67 71 73 75 77 79 81 83 85 87 99 99 101	366 388 400 401 401 406 401 401 401 401 401 401 401 401 401 401	HILLER	(C	GPI031 GND GPI00-27_VD GND GPI032 GPI032 GPI033 GND GPI034 GPI035 GND GPI036 GPI037 GND GPI036 GPI037 GND GPI036 GPI037 GND GPI038 GPI039 GND GPI042 GPI043 GPI044 GPI043 GPI044 GPI044 GPI045 GPI044 GPI045 GPI044 GPI045 GND	DD .
37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 77 79 81 83 85 87 89 91 93 95 99 101	388 388 388 388 399 39 39 39 44 45 45 45 45 45 45 45 45 45 45 45 45	HILLER	(C	GND SPIO.2.7_VD SPIO.2.7_VD SPIO.2.7_VD GND GPIO.3.2 GND GPIO.3.2 GND GPIO.3.4 GPIO.3.5 GND GPIO.3.7 GND GPIO.3.8 GND GPIO.3.8 GND GPIO.3.8 GND GPIO.3.8 GND GPIO.4.0 GPIO.4.	DD .
41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 77 79 81 83 85 87 89 91 93 95 99	KEY 4444 4464 4814 500 524 544 544 544 544 544 544 544 544 544	HI	(C	SPIO28-45_VE GND GPIO32 GPIO33 GPIO33 GND GPIO35 GND GPIO36 GPIO37 GND GPIO38 GPIO39 GPIO39 GPIO41 GPIO41 GPIO41 GPIO42 GPIO43 GPIO43 GPIO44 GPIO44 GPIO45 GPIO44 GPIO45	DD .
43 45 47 49 51 53 55 57 59 61 63 65 67 77 77 79 81 83 85 87 89 91 93 95 97 99 101	422 4444 466 488 500 522 546 566 688 67 707 72 744 868 888 888 899 92 922	HI	DMI_HP	GND GPI032 GPI033 GND GPI035 GND GPI035 GND GPI036 GPI037 GND GPI039 GND GPI041 GPI041 GPI041 GPI042 GPI043 GPI044 GPI044 GPI045 GND GPI044 GPI045 GND GPI044 GPI045	
43 45 47 49 51 53 55 57 59 61 63 65 67 77 77 79 81 83 85 87 89 91 93 95 97 99 101	444 4885 5005 5225 5445 666 666 688 880 8007 707 744 800 822 848 848 848 849 909 924 996	HI	DMI_HP	GND GPI032 GPI033 GND GPI035 GND GPI035 GND GPI036 GPI037 GND GPI039 GND GPI041 GPI041 GPI041 GPI042 GPI043 GPI044 GPI044 GPI045 GND GPI044 GPI045 GND GPI044 GPI045	
45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101	466 4884 500 525 525 544 566 660 662 664 666 688 807 707 727 744 766 822 844 866 888 899 999 994	HI	OMI_HP	GPIO32 GPIO33 GPIO34 GPIO35 GND GPIO35 GND GPIO36 GPIO36 GPIO39 GPIO39 GPIO40 GPIO41 GND GPIO42 GPIO42 GPIO42 GPIO44 GPIO45 GND	
49 51 53 55 57 59 61 63 65 67 71 73 75 77 79 81 83 85 87 89 91 93 95 97	500 5225 5445 566 600 622 6446 666 688 800 707 722 744 766 888 888 888 888 900 922 944 966	HI	DMI_HP	GND GPIO35 GND GPIO35 GND GPIO36 GPIO37 GND GPIO39 GPIO39 GND GPIO40 GPIO41 GND GPIO42 GPIO42 GPIO42 GPIO44 GPIO44 GPIO45 GND GPIO45 GND GPIO45 GND GPIO46 GPIO47 GND GND GPIO47 GND	
51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 99 101	5225 5445 5666 6006 6446 6666 6888 8007 7007 7447 766 8008 8088 8099 9099 9449 966	HI	DMI_HP	GPIO34 GPIO35 GND GPIO36 GPIO37 GND GPIO39 GND GPIO39 GND GPIO41 GND GPIO41 GND GPIO42 GPIO43 GND GPIO44 GPIO45 GND	
53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101	5445 5665 5886 6006 6225 6446 6666 6888 8007 707 727 7447 7667 880 8228 8448 8668 8888 899 999 9449 9669	HI	DMI_HP	GPI035 GND GPI036 GPI037 GND GPI038 GPI039 GPI040 GPI041 GND GPI041 GND GPI042 GPI042 GPI043 GND GPI044 GND	
55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101	566 588 600 622 644 666 688 700 722 744 766 880 822 844 866 888 900 922 944	HI	DMI_HP	GND GPIO36 GPIO37 GND GPIO38 GPIO39 GND GPIO40 GPIO41 GND GPIO42 GPIO43 GND GPIO44 GPIO45 GND	
57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99	58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92	HI	DMI_HP	GPIO36 GPIO37 GND GPIO38 GPIO39 GND GPIO40 GPIO41 GND GPIO42 GPIO43 GND GPIO44 GPIO44 GND GPIO44 GND GPIO44 GND GND GPIO44 GND	
59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99	600 622 644 666 688 700 722 744 766 788 800 822 844 866 888 900 922 944	HI	DMI_HP	GPIO37 GND GPIO38 GPIO39 GND GPIO40 GPIO41 GND GPIO42 GPIO43 GND GPIO44 GND GPIO44 GND	
61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97	62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92	HI	DMI_HP	GND GPIO38 GPIO39 GND GPIO40 GPIO41 GND GPIO42 GPIO43 GND GPIO44 GPIO45 GND GPIO44 GPIO45 GND	
65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99	666 688 700 722 744 766 788 80 822 844 866 888 900 922 944	HI	DMI_HP	GPIO39 GND GPIO40 GPIO41 GND GPIO42 GPIO43 GND GPIO44 GPIO44 GPIO45 GND	
67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99	68 70 72 74 76 78 80 82 84 86 88 90 92 94	HI	DMI_HP	GND GPIO40 GPIO41 GND GPIO42 GPIO43 GND GPIO44 GPIO44 GPIO45 GND	
69 71 73 75 77 79 81 83 85 87 89 91 93 95 97	70 72 74 76 78 80 82 84 86 88 90 92 94	HI	DMI_HP	GPIO40 GPIO41 GND GPIO42 GPIO43 GND GPIO44 GPIO45 GND	
71 73 75 77 79 81 83 85 87 89 91 93 95 97 99	722 744 766 788 80 82 844 866 888 90 92 94 96	HI	DMI_HP	GPIO41 GND GPIO42 GPIO43 GND GPIO44 GPIO45 GND	
73 75 77 79 81 83 85 87 89 91 93 95 97 99	76 78 80 82 84 86 88 90 92 94	HI	DMI_HP	GPIO42 GPIO43 GND GPIO44 GPIO45 GND	
77 79 81 83 85 87 89 91 93 95 97 99	78 80 82 84 86 88 90 92 94 96	HI	DMI_HP	GPIO43 GND GPIO44 GPIO45 GND	
79 81 83 85 87 89 91 93 95 97 99	80 82 84 86 88 90 92 94 96	HI	OMI_HP	GND GPIO44 GPIO45 GND	
81 83 85 87 89 91 93 95 97 99	82 84 86 88 90 92 94	HI	ОМІ_НР	GPIO44 GPIO45 GND	
83 85 87 89 91 93 95 97 99	84 86 88 90 92 94 96	HI	OMI_HP	GPIO45 GND	
87 89 91 93 95 97 99	90 92 94 96	HI	OMI_HP		
91 93 95 97 99 101	90 92 94 96	El	OMI_HP	D_N_1V8	
91 93 95 97 99 101	92 94 96				GPIO46_1V
93 95 97 99 101	94 96		MMC_E		GPI047_1V
95 97 99 101	96			GND DSI1_DP0	
97 99 101		1		DSI1_DN0	
101				GND	
	100			DSI1_CP	
	102			DSI1_CN	
103	100			GND DSI1_DP3	
107	108			DSI1_DF3	
109	110)		GND	
111	112			DSI1_DP2	
113 115	114			DSI1_DN2 GND	
119				DSI1_DN1	
121	122	2		GND	
123				NC	
				NC NC	
131				NC	
133	134	1		GND	
135				CAM0_DP0	
				CAMO CP	
143				CAMO_CN	
145	146	5		GND	
147				CAM0_DP1	
155				NC	
157				NC	
159				NC NC	
167	168	3		USB_OTGID	
169				GND	
				VC_IRST_N	
175				VC_IDI	
177					
179	180)		VC_TCK	
181				GND	
				1V8	
189					
191				3V3	
40-					-
	194	1		3V3	
193 195 197		5		3V3 GND VBAT	
	117 119 121 123 125 127 129 131 133 135 137 143 145 147 149 151 155 157 161 163 167 169 171 173 175 177 179 181 183 185 185 187 187 188 188 187	1119 1 121 122 122 123 124 125 126 127 128 128 129 129 129 129 129 129 129 129 129 129	117 118 120 121 122 123 124 123 126 127 128 130 131 132 131 134 131 135 136 131 136 131 136 131 136 137 137 138 136 137 138 136 137 137 138 136 137 137 138	118 118 120 121 121 123 124 125 126 127 128 129 130 131	118

Table 2: Compute Module SODIMM Connector Pinout

Table 2 gives the Compute Module pinout and Table 3 gives the Compute Module pin functions.



Pin Name	DIR	Voltage Ref	PDN ^a State	If Unused	Description/Notes
RUN and Boot Contro	l (see to	ext for usage guide)			
RUN	I	$3V3^b$	Pull High	Leave open	Has internal 10k pull up
EMMC_DISABLE_N	I	$3V3^b$	Pull High	Leave open	Has internal 10k pull up
EMMC_EN_N_1V8	O	1V8	Pull High	Leave open	Has internal 2k2 pull up
GPIO					
GPIO[27:0]	I/O	GPIO0-27_VDD	Pull or Hi-Z $^{\!c}$	Leave open	GPIO Bank 0
GPIO[45:28]	I/O	GPIO28-45_VDD	Pull or Hi-Z ^c	Leave open	GPIO Bank 1
Primary SD Interface	d,e				
SDX_CLK	O	SDX_VDD	Pull High	Leave open	Primary SD interface CLK
SDX_CMD	I/O	$SDX_{-}VDD$	Pull High	Leave open	Primary SD interface CMD
SDX_Dx	I/O	SDX_VDD	Pull High	Leave open	Primary SD interface DATA
USB Interface					
USB_Dx	I/O	-	Z	Leave open	Serial interface
USB_OTGID	I	3V3		Tie to GND	OTG pin detect
HDMI Interface					
HDMI_SCL	I/O	$3V3^b$	\mathbf{Z}^f	1K8 pull to 3V3	DDC Clock (5.5V tolerant)
HDMI_SDA	I/O	$3V3^b$	\mathbf{Z}^f	1K8 pull to 3V3	DDC Data (5.5V tolerant)
HDMI_CEC	I/O	3V3	Z	Leave open	CEC (has internal 27k pull up)
HDMI_CLKx	O	-	Z	Leave open	HDMI serial clock
HDMI_Dx	O	-	Z	Leave open	HDMI serial data
HDMI_HPD_N_1V8	I	1V8	Pull High	Leave open	HDMI hotplug detect
CAM0 (CSI0) 2-lane I	Interfac	ee e			
CAM0_Cx	I	-	Z	Leave open	Serial clock
CAM0_Dx	I	=	Z	Leave open	Serial data
CAM1 (CSI1) 4-lane I	Interfac	e e			
CAM1_Cx	I	-	Z	Leave open	Serial clock
CAM1_Dx	I	-	Z	Leave open	Serial data
DSI0 (Display 0) 2-lan	ie Inter	face			
DSI0_Cx	O	-	Z	Leave open	Serial clock
DSI0_Dx	О	=	Z	Leave open	Serial data
DSI1 (Display 1) 4-lan	ie Inter	face			
DSI1_Cx	O	-	Z	Leave open	Serial clock
DSI1_Dx	О	-	Z	Leave open	Serial data
TV Out					
TVDAC	O	-	Z	Leave open	Composite video DAC output
JTAG Interface					
TMS	I	3V3	Z	Leave open	Has internal 50k pull up
TRST_N	I	3V3	Z	Leave open	Has internal 50k pull up
TCK	I	3V3	Z	Leave open	Has internal 50k pull up
TDI	I	3V3	Z	Leave open	Has internal 50k pull up
TDO	O	3V3	O	Leave open	Has internal 50k pull up

 $^{^{\}it a}$ The PDN column indicates power-down state (when RUN pin LOW)

Table 3: Pin Functions

Must be driven by an open-collector driver
 GPIO have software enabled pulls which keep state over power-down

^d Only available on Lite variants

^e The CM will always try to boot from this interface first

 $[^]f$ Requires external pull-up resistor to 5V as per HDMI spec



6 Electrical Specification

Caution! Stresses above those listed in Table 4 may cause permanent damage to the device. This is a stress rating only; functional operation of the device under these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Minimum	Maximum	Unit
VBAT	Core SMPS Supply	-0.5	6.0	V
3V3	3V3 Supply Voltage	-0.5	4.10	V
1V8	1V8 Supply Voltage	-0.5	2.10	V
VDAC	TV DAC Supply	-0.5	4.10	V
GPIO0-27_VDD	GPIO0-27 I/O Supply Voltage	-0.5	4.10	V
GPIO28-45_VDD	GPIO28-45 I/O Supply Voltage	-0.5	4.10	V
SDX_VDD	Primary SD/eMMC Supply Voltage	-0.5	4.10	V

Table 4: Absolute Maximum Ratings

DC Characteristics are defined in Table 5



Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V_{IL}	Input low voltage ^a	VDD_IO = 1.8V	-	-	0.6	V
		$VDD_{IO} = 2.7V$	-	-	0.8	V
		$VDD_{\perp}IO = 3.3V$	-	-	0.9	V
V_{IH}	Input high voltage ^a	VDD_IO = 1.8V	1.0	-	-	V
		$VDD_{IO} = 2.7V$	1.3	-	-	V
		$VDD_{\perp}IO = 3.3V$	1.6	-	-	V
I_{IL}	Input leakage current	$TA = +85^{\circ}C$	-	-	5	μ A
C_{IN}	Input capacitance	-	-	5	-	pF
V_{OL}	Output low voltage ^b	$VDD_IO = 1.8V, IOL = -2mA$	-	-	0.2	V
		$VDD_IO = 2.7V$, $IOL = -2mA$	-	-	0.15	V
		$VDD_IO = 3.3V$, $IOL = -2mA$	-	-	0.14	V
V_{OH}	Output high voltage ^b	$VDD_IO = 1.8V, IOH = 2mA$	1.6	-	-	V
		$VDD_IO = 2.7V$, $IOH = 2mA$	2.5	-	-	V
		$VDD_{IO} = 3.3V$, $IOH = 2mA$	3.0	-	-	V
I_{OL}	Output low current ^c	VDD_IO = 1.8V, VO = 0.4V	12	-	-	mA
		$VDD_{IO} = 2.7V, VO = 0.4V$	17	-	-	mA
		$VDD_{IO} = 3.3V, VO = 0.4V$	18	-	-	mA
I_{OH}	Output high current ^c	VDD_IO = 1.8V, VO = 1.4V	10	-	-	mA
		$VDD_{IO} = 2.7V, VO = 2.3V$	16	-	-	mA
		$VDD_{IO} = 3.3V, VO = 2.3V$	17	-	-	mA
R_{PU}	Pullup resistor	-	50	-	65	$k\Omega$
R_{PD}	Pulldown resistor	-	50	-	65	$\mathbf{k}\Omega$

^a Hysteresis enabled

Table 5: DC Characteristics

AC Characteristics are defined in Table 6 and Fig. 5.

Pin Name	Symbol	Parameter	Minimum	Typical	Maximum	Unit
Digital outputs	t_{rise}	10-90% rise time ^a	-	1.6	-	ns
Digital outputs	t_{fall}	90-10% fall time a	-	1.7	-	ns
GPCLK	t_{JOSC}	Oscillator-derived GPCLK cycle-cycle jitter (RMS)	-	-	20	ps
GPCLK	t_{JPLL}	PLL-derived GPCLK cycle-cycle jitter (RMS)	-	-	48	ps

^a Default drive strength, CL = 5pF, VDD_IOx = 3.3V

Table 6: Digital I/O Pin AC Characteristics

^b Default drive strength (8mA)

^c Maximum drive strength (16mA)






Figure 5: Digital IO Characteristics

7 Power Supplies

The Compute Module has six separate supplies that must be present and powered at all times; you cannot leave any of them unpowered, even if a specific interface or GPIO bank is unused. The six supplies are as follows:

- 1. VBAT is used to power the BCM283x processor core. It feeds the SMPS that generates the chip core voltage.
- 2. 3V3 powers various BCM283x PHYs, IO and the eMMC Flash.
- 3. 1V8 powers various BCM283x PHYs, IO and SDRAM.
- 4. VDAC powers the composite (TV-out) DAC.
- 5. GPIO0-27_VREF powers the GPIO 0-27 IO bank.
- 6. GPIO28-45_VREF powers the GPIO 28-45 IO bank.

Supply	Descripion	Minimum	Typical	Maximum	Unit
VBAT	Core SMPS Supply	2.5	-	5.0 + 5%	V
3V3	3V3 Supply Voltage	3.3 - 5%	3.3	3.3 + 5%	V
1V8	1V8 Supply Voltage	1.8 - 5%	1.8	1.8 + 5%	V
VDAC	TV DAC Supply ^a	2.5 - 5%	2.8	3.3 + 5%	V
GPIO0-27_VDD	GPIO0-27 I/O Supply Voltage	1.8 - 5%	-	3.3 + 5%	V
GPIO28-45_VDD	GPIO28-45 I/O Supply Voltage	1.8 - 5%	-	3.3 + 5%	V
SDX_VDD	Primary SD/eMMC Supply Voltage	1.8 - 5%	-	3.3 + 5%	V

^a Requires a clean 2.5-2.8V supply if TV DAC is used, else connect to 3V3

Table 7: Power Supply Operating Ranges

7.1 Supply Sequencing

Supplies should be staggered so that the highest voltage comes up first, then the remaining voltages in descending order. This is to avoid forward biasing internal (on-chip) diodes between supplies, and



causing latch-up. Alternatively supplies can be synchronised to come up at exactly the same time as long as at no point a lower voltage supply rail voltage exceeds a higher voltage supply rail voltage.

7.2 Power Requirements

Exact power requirements will be heavily dependent upon the individual use case. If an on-chip subsystem is unused, it is usually in a low power state or completely turned off. For instance, if your application does not use 3D graphics then a large part of the core digital logic will never turn on and need power. This is also the case for camera and display interfaces, HDMI, USB interfaces, video encoders and decoders, and so on.

Powerchain design is critical for stable and reliable operation of the Compute Module. We strongly recommend that designers spend time measuring and verifying power requirements for their particular use case and application, as well as paying careful attention to power supply sequencing and maximum supply voltage tolerance.

Table 8 specifies the recommneded minimum power supply outputs required to power the Compute Module.

Supply	Minimum Requirement	Unit
VBAT (CM1)	2000^{a}	mW
VBAT (CM3,3L)	3500^a	mW
3V3	250	mA
1V8	250	mA
VDAC	25	mA
GPIO0-27_VDD	50^{b}	mA
GPIO28-45_VDD	50^{b}	mA
SDX_VDD	50^{b}	mA

^a Recommended minimum. Actual power drawn is very dependent on use-case

Table 8: Mimimum Power Supply Requirements

8 Booting

The 4GB eMMC Flash device on CM3 is directly connected to the primary BCM2837 SD/eMMC interface. These connections are not accessible on the module pins. On CM3L this SD interface is available on the SDX_p pins.

When initially powered on, or after the RUN pin has been held low and then released, the BCM2837 will try to access the primary SD/eMMC interface. It will then look for a file called bootcode.bin on the primary partition (which must be FAT) to start booting the system. If it cannot access the SD/eMMC device or the boot code cannot be found, it will fall back to waiting for boot code to be written to it over USB; in other words, its USB port is in slave mode waiting to accept boot code from a suitable host.

A USB boot tool is available on Github which allows a host PC running Linux to write the BCM2837 boot code over USB to the module. That boot code then runs and provides access to the SD/eMMC as a

^b Each GPIO can supply up to 16mA, aggregate current per bank must not exceed 50mA



USB mass storage device, which can then be read and written using the host PC. Note that a Raspberry Pi can be used as the host machine. For those using Windows a precompiled and packeged tool is available. For more information see here.

The Compute Module has a pin called EMMC_DISABLE_N which when shorted to GND will disable the SD/eMMC interface (by physically disconnecting the SD_CMD pin), forcing BCM2837 to boot from USB. Note that when the eMMC is disabled in this way, it takes a couple of seconds from powering up for the processor to stop attempting to talk to the SD/eMMC device and fall back to booting from USB.

Note that once booted over USB, BCM2837 needs to re-enable the SD/eMMC device (by releasing EMMC_DISABLE_N) to allow access to it as mass storage. It expects to be able to do this by driving the EMMC_EN_N_1V8 pin LOW, which at boot is initially an input with a pull up to 1V8. If an end user wishes to add the ability to access the SD/eMMC over USB in their product, similar circuitry to that used on the Compute Module IO Board to enable/disable the USB boot and SD/eMMC must be used; that is, EMMC_DISABLE_N pulled low via MOSFET(s) and released again by MOSFET, with the gate controlled by EMMC_EN_N_1V8. Ensure you use MOSFETs suitable for switching at 1.8V (i.e. use a device with gate threshold voltage, Vt, suitable for 1.8V switching).

9 Peripherals

9.1 GPIO

BCM283x has in total 54 GPIO lines in 3 separate voltage banks. All GPIO pins have at least two alternative functions within the SoC. When not used for the alternate peripheral function, each GPIO pin may be set as an input (optionally as an interrupt) or an output. The alternate functions are usually peripheral I/Os, and most peripherals appear twice to allow flexibility on the choice of I/O voltage.

On CM1, CM3 and CM3L bank2 is used on the module to connect to the eMMC device and, on CM3 and CM3L, for an on-board I2C bus (to talk to the core SMPS and control the special function pins). On CM3L most of bank 2 is exposed to allow a user to connect their choice of SD card or eMMC device (if required).

Bank0 and 1 GPIOs are available for general use. GPIO0 to GPIO27 are bank 0 and GPIO28-45 make up bank1. GPIO0-27_VDD is the power supply for bank0 and GPIO28-45_VDD is the power supply for bank1. SDX_VDD is the supply for bank2 on CM3L. These supplies can be in the range 1.8V-3.3V (see Table 7) and are not optional; each bank must be powered, even when none of the GPIOs for that bank are used.

Note that the HDMI_HPD_N_1V8 and EMMC_EN_N_1V8 pins (on CM1 these were called GPIO46_1V8 and GPIO47_1V8 respectively) are 1.8V IO and are used for special functions (HDMI hot plug detect and boot control respectively). Please do not use these pins for any other purpose, as the software for the Compute Module will always expect these pins to have these special functions. If they are unused please leave them unconnected.

All GPIOs except GPIO28, 29, 44 and 45 have weak in-pad pull-ups or pull-downs enabled when the device is powered on. It is recommended to add off-chip pulls to GPIO28, 29, 44 and 45 to make sure they never float during power on and initial boot.



9.1.1 GPIO Alternate Functions

	Default						
GPIO	Pull	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5
0	High	SDA0	SA5	PCLK	-	-	-
1	High	SCL0	SA4	DE	-	-	-
2	High	SDA1	SA3	LCD_VSYNC	-	-	-
3	High	SCL1	SA2	LCD_HSYNC	-	-	-
4	High	GPCLK0	SA1	DPI_D0	-	-	ARM_TDI
5	High	GPCLK1	SA0	DPI_D1	-	-	ARM_TDO
6	High	GPCLK2	SOE_N	DPI_D2	-	-	ARM_RTCK
7	High	SPI0_CE1_N	SWE_N	DPI_D3	-	-	-
8	High	SPI0_CE0_N	SD0	DPI_D4	-	-	-
9	Low	SPI0_MISO	SD1	DPI_D5	-	-	-
10	Low	SPI0_MOSI	SD2	DPI_D6	-	-	-
11	Low	SPI0_SCLK	SD3	DPI_D7	-	-	-
12	Low	PWM0	SD4	DPI_D8	-	-	ARM_TMS
13	Low	PWM1	SD5	DPI_D9	-	-	ARM_TCK
14	Low	TXD0	SD6	DPI_D10	-	-	TXD1
15	Low	RXD0	SD7	DPI_D11	-	-	RXD1
16	Low	FL0	SD8	DPI_D12	CTS0	SPI1_CE2_N	CTS1
17	Low	FL1	SD9	DPI_D13	RTS0	SPI1_CE1_N	RTS1
18	Low	PCM_CLK	SD10	DPI_D14	-	SPI1_CE0_N	PWM0
19	Low	PCM_FS	SD11	DPI_D15	-	SPI1_MISO	PWM1
20	Low	PCM_DIN	SD12	DPI_D16	-	SPI1_MOSI	GPCLK0
21	Low	PCM_DOUT	SD13	DPI_D17	-	SPI1_SCLK	GPCLK1
22	Low	SD0_CLK	SD14	DPI_D18	SD1_CLK	ARM_TRST	-
23	Low	SD0_CMD	SD15	DPI_D19	SD1_CMD	ARM_RTCK	-
24	Low	SD0_DAT0	SD16	DPI_D20	SD1_DAT0	ARM_TDO	-
25	Low	SD0_DAT1	SD17	DPI_D21	SD1_DAT1	ARM_TCK	-
26	Low	SD0_DAT2	TE0	DPI_D22	SD1_DAT2	ARM_TDI	-
27	Low	SD0_DAT3	TE1	DPI_D23	SD1_DAT3	ARM_TMS	-

Table 9: GPIO Bank0 Alternate Functions



	Default						
GPIO	Pull	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5
28	None	SDA0	SA5	PCM_CLK	FL0	-	-
29	None	SCL0	SA4	PCM_FS	FL1	-	-
30	Low	TE0	SA3	PCM_DIN	CTS0	-	CTS1
31	Low	FL0	SA2	PCM_DOUT	RTS0	-	RTS1
32	Low	GPCLK0	SA1	RING_OCLK	TXD0	-	TXD1
33	Low	FL1	SA0	TE1	RXD0	-	RXD1
34	High	GPCLK0	SOE_N	TE2	SD1_CLK	-	-
35	High	SPI0_CE1_N	SWE_N	-	SD1_CMD	-	-
36	High	SPI0_CE0_N	SD0	TXD0	SD1_DAT0	-	-
37	Low	SPI0_MISO	SD1	RXD0	SD1_DAT1	-	-
38	Low	SPI0_MOSI	SD2	RTS0	SD1_DAT2	-	-
39	Low	SPI0_SCLK	SD3	CTS0	SD1_DAT3	-	-
40	Low	PWM0	SD4	-	SD1_DAT4	SPI2_MISO	TXD1
41	Low	PWM1	SD5	TE0	SD1_DAT5	SPI2_MOSI	RXD1
42	Low	GPCLK1	SD6	TE1	SD1_DAT6	SPI2_SCLK	RTS1
43	Low	GPCLK2	SD7	TE2	SD1_DAT7	SPI2_CE0_N	CTS1
44	None	GPCLK1	SDA0	SDA1	TE0	SPI2_CE1_N	-
45	None	PWM1	SCL0	SCL1	TE1	SPI2_CE2_N	-

Table 10: GPIO Bank1 Alternate Functions

Table 9 and Table 10 detail the default pin pull state and available alternate GPIO functions. Most of these alternate peripheral functions are described in detail in the Broadcom Peripherals Specification document and have Linux drivers available.

9.1.2 Secondary Memory Interface (SMI)

The SMI peripheral is an asynchronous NAND type bus supporting Intel mode80 type transfers at 8 or 16 bit widths and available in the ALT1 positions on GPIO banks 0 and 1 (see Table 9 and Table 10). It is not publicly documented in the Broadcom Peripherals Specification but a Linux driver is available in the Raspberry Pi Github Linux repository (bcm2835_smi.c in linux/drivers/misc).

9.1.3 Display Parallel Interface (DPI)

A standard parallel RGB (DPI) interface is available on bank 0 GPIOs. This up-to-24-bit parallel interface can support a secondary display. Again this interface is not documented in the Broadcom Peripherals Specification but documentation can be found here.



9.1.4 SD/SDIO Interface

The BCM283x supports two SD card interfaces, SD0 and SD1.

The first (SD0) is a proprietary Broadcom controller that does not support SDIO and is the primary interface used to boot and talk to the eMMC or SDX_x signals.

The second interface (SD1) is standards compliant and can interface to SD, SDIO and eMMC devices; for example on a Raspberry Pi 3 it is used to talk to the on-board BCM43438 WiFi device in SDIO mode.

Both interfaces can support speeds up to 50MHz single ended (SD High Speed Mode).

9.2 CSI (MIPI Serial Camera)

Currently the CSI interface is not openly documented and only CSI camera sensors supported by the official Raspberry Pi firmware will work with this interface. Supported sensors are the OmniVision OV5647 and Sony IMX219.

It is recommended to attach other cameras via USB.

9.3 DSI (MIPI Serial Display)

Currently the DSI interface is not openly documented and only DSI displays supported by the official Raspberry Pi firmware will work with this interface.

Displays can also be added via the parallel DPI interface which is available as a GPIO alternate function - see Table 9 and Section 9.1.3

9.4 USB

The BCM283x USB port is On-The-Go (OTG) capable. If using either as a fixed slave or fixed master, please tie the USB_OTGID pin to ground.

The USB port (Pins USB_DP and USB_DM) must be routed as 90 ohm differential PCB traces.

Note that the port is capable of being used as a true OTG port however there is no official documentation. Some users have had success making this work.

9.5 HDMI

BCM283x supports HDMI V1.3a.

It is recommended that users follow a similar arrangement to the Compute Module IO Board circuitry for HDMI output.

The HDMI CK_P/N (clock) and D0-D2_P/N (data) pins must each be routed as matched length 100 ohm differential PCB traces. It is also important to make sure that each differential pair is closely phase matched. Finally, keep HDMI traces well away from other noise sources and as short as possible.

Failure to observe these design rules is likely to result in EMC failure.