

POWER MANAGEMENT **Description**

The SC1104A/B is a versatile voltage-mode PWM controller designed for use in single ended DC/DC power supply applications. A simple, fixed frequency high efficiency buck regulator can be implemented using the SC1104A/B with a minimum of external components. Internal level shift and drive circuitry eliminates the need for an expensive P-channel, high-side switch. The small device footprint allows for compact circuit design.

SC1104A/B features include temperature compensated voltage reference, triangle wave oscillator, current limit comparator and an externally compensated error amplifier. Current limit is implemented by sensing the voltage drop across the top FET's $R_{DS(ON)}$.

The SC1104 operates at fixed frequencies of 300kHz(A) or 600kHz(B) providing an optimum compromise between efficiency, external component size, and cost. 600kHz switching frequency is reserved for the SC1104B, $+5V_{cc}$ operation only.

SC1104A/B has a thermal protection circuit, which is activated if the junction temperature exceeds 150°C.

Typical Application Circuit

Features

- ◆ Up to +14V input, 300kHz operation (SC1104A)
- Up to +7V input, 600kHz operation (SC1104B)
- High efficiency (>90%)
- 1% Reference voltage accuracy
- Hiccup mode over current protection
- Robust output drive
- $R_{DS(ON)}$ Current sensing
- Industrial temperature range
- 8-Lead SOIC package. Pb-free package available, fully WEEE and RoHS compliant

Applications

- **◆** Termination supplies
- Low cost microprocessor supplies
- Peripheral card supplies
- Industrial power supplies
- High density DC/DC conversion

Absolute Maximum Ratings

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied. Exposure to Absolute Maximum rated conditions for extended periods of time may affect device reliability.

Electrical Characteristics

Unless specified: **A:** $V_{\rm cc}$ = 12 ± 0.6V, $V_{\rm BST}$ = 23 ± 1V, V_{OUT} = 3.3V, T_J = T_A = 25°C. **B:** $V_{\rm cc}$ = 5 ± 0.25V, $V_{\rm BST}$ = 12 ± 0.6V, V_{OUT} = 2.0V, T_J = T_A = 25°C

Electrical Characteristics

Electrical Characteristics

Unless specified: **A:** $\rm{V_{CC}}$ = 12 ± 0.6V, $\rm{V_{BST}}$ = 23 ± 1V, V_{OUT} = 3.3V, T_J = T_A = 25°C. **B:** $\rm{V_{CC}}$ = 5 ± 0.25V, $\rm{V_{BST}}$ = 12 ± 0.6V, V_{OUT} = 2.0V, T_J = T_A = 25°C

Notes:

(1) Guaranteed by design.

(2) Not tested, by characterization.

Pin Configuration **Pin Configuration** Construction **Ordering Information**

Notes:

(1) In place of "X": A = 300kHz,
$$
V_{cc} = 5V
$$
 to 12V.
B = 600kHz, $V_{cc} = 5V$.

(2) Only available in tape and reel packaging. A reel contains 2500 devices.

(3) Lead free product. This product is fully WEEE and RoHS compliant.

Pin Descriptions

Marking Information

Theory of Operation

Synchronous Buck Converter

The output voltage of the synchronous converter is set and controlled by the output of the error amplifier. The inverting input of the error amplifier receives its voltage from the SENSE pin. The non-inverting input of the error amplifier is connected to an internal 1V reference.

The error amplifier output is connected to the COMPensation pin. The error amplifier generates a current proportional to (Vsense $-$ 1V), which is the COMP pin output current (Transconductance \sim 12mS). The voltage on the COMP pin is the integral of the error amplifier current. The COMP voltage is the non-inverting input to the PWM comparator and controls the duty cycle of the MOSFET drivers. The size of capacitor Ccomp controls the stability and transient response of the regulator. The larger the capacitor, the slower the COMP voltage changes, and the slower the duty cycle changes.

The inverting input voltage of the PWM comparator is the triangular output of the oscillator.

When the oscillator output voltage drops below the COMP voltage, the comparator output goes high. This pulls DL low, turning off the low-side FET. After a short delay ("dead time"), DH is pulled high, turning on the high-side FET. When the oscillator voltage rises back above the error amplifier output voltage, the comparator output goes low. This pulls DH low, turning off the high-side FET, and after a dead time delay, DL is pulled high, turning on the lowside FET. The dead time delay is determined by a monostable on the chip.

The triangle wave minimum is about 1V, and the maximum is about $2V$. Thus, if Vcomp = 0.9V, high side duty cycle is the minimum $(\sim 0\%)$, but if Vcomp is 2.0V, duty cycle is at maximum (~90%).The internal oscillator uses an on-chip capacitor and trimmed precision current sources to set the oscillation frequency to 300kHz (SC1104A) or 600kHz (SC1104B).

Figure 1 shows a 3.3V output converter. If the Vout <3.3V, then the SENSE voltage \leq 1V. In this case the error amplifier will be sourcing current into the COMP pin so that COMP voltage and duty cycle will gradually increase. If Vout > 3.3V, the error amplifier will sink current and reduce the COMP voltage, so that duty cycle will decrease.

The circuit will be in steady state when Vout =3.3V , Vsense = $1V$, Icomp = 0. The COMP voltage and duty cycle depend on Vin.

Under Voltage Lockout

The under voltage lockout circuit of the SC1104A/B assures that both high-side and low-side MOSFET driver outputs remain in the off state whenever the supply voltage drops below set parameters. Lockout occurs if V_{cc} falls below 4.2V typ.

$R_{DS(ON)}$ Current Limiting

In case of a short circuit or overload, the high-side (HS) FET will conduct large currents. To prevent damage, in this situation, large currents will generate a fault condition and begin a soft start cycle.

While the HS driver is on, the phase voltage is compared to the Vcc pin voltage. If the phase voltage is 200mV lower than Vcc, a fault is latched and the soft start cycle begins.

The voltages are compared during the middle of the HS pulse, to prevent transients from affecting the accuracy.

The sampling of the voltage across the top FET occurs after a time delay t_{DFIAY} = 100ns_typ from the time the DH is pulled high. This delay prevents the measurement to be effected by ringing on the leading edge of the phase node pulse. The duration of the sampling is t_{SAMPIE} = 100ns_typ. It is being disabled at very low duty cycle when $\rm t_{_{ON}}$ < 300ns_typ. This feature allows for the orderly startup during the inrush of the current charging output capacitor and the fault free operation with extremely high input/output voltage ratio, e.g., $V_{\text{IN}} = 12V$ and $V_{\text{OUT}} = 1V$.

The over-current comparator (OC) is only active if the phase node is > 3.3V. This means that in the case of power source being < 3V the OC will be disabled even though the rest of the circuitry is completely functional. SC1104 still can be used for stepping down, e.g. 2.8V to 2.5V, 2V, 1.8V, etc.

Theory of Operation (Cont.)

When choosing OC trip point one should consider the Tempco of the MOSFETs Rds_on and SC1104's Vtrip. Also, any ringing on the Vcc and Phase nodes due to parasitic L and C will have some effect on the OC Vtrip.

Example:

 $lout_nom = 6A$; assume $l_max = 125\%$ • $lout_nom =$ 7.5A

Rds_on = 0.014Ω ; assume Rds_on_max $\approx 150\%$ • Rds on = 0.02Ω

Voc = 7.5A • 0.02Ω = 150mV.

This proves that MOSFETs with R_{DS ON} = 0.014 Ω @ 25°C is the right choice.

Soft Start

The soft start (or hiccup) circuitry is activated when a fault occurs. Faults occur for three reasons:

1) Under voltage (V_{cc} < 4.2V)

- 2) Over temperature (die temperature > 150°C)
- 3) Over current in high side FET.

All faults are handled the same way. Both DH and DL are forced low. The error amplifier is turned off, but a 2µA current flows into the comp pin (soft start current). The sink current reduces the Comp voltage down to 0.6V over a period of a few milliseconds. When Vcomp \sim 0.6V, the fault is cleared and the DL goes high. Also, the soft start current changes polarity and begins to increase the voltage on the Comp capacitor. The DH remains low, because Vcomp is less than the lowest excursion of the oscillator ramp (1.0V). After a few ms, the Vcomp increases to about 1.0V and the DH will start to switch. The duty cycle will gradually increase, and Vsns will increase. When Vsns \sim 1.00V, the error amplifier turns on again. The circuit has now reached its operating point. If a fault occurs during the soft start, the cycle will begin again (drivers low, Vcomp decreasing down to 0.6V).

Closing the Loop

In order to have a stable closed loop system with optimum transient response one should make sure that open-loop frequency response has an adequate Gain & Phase margins. The Bode plot of log. Gain vs Freq. and Phase vs Freq. provide the necessary means for the circuit evaluation. Loop stability defined by compensation networks around transconductance error amplifier (EA) and output divider, see below and output capacitor Cout and inductor Lout.

The inductor and output capacitor form a "double pole" at the frequency:

$$
\mathsf{f}_{\mathsf{LC}} = \frac{1}{2 \bullet \prod \bullet \sqrt{\mathsf{LO} \bullet \mathsf{Co}}}
$$

The ESR of the output capacitor and the output capacitor value create a "zero" at the frequency.

$$
f_{ESR} = \frac{1}{2 \cdot \prod \bullet ESR \bullet Co}
$$

The "zero" and "pole" from the EA compensation network are:

$$
f_z = \frac{1}{2 \cdot \prod \bullet \text{Rc} \bullet \text{Cc}} \qquad f_p = \frac{1}{2 \cdot \prod \bullet \text{Rc} \bullet \text{Cp}}
$$

The additional "lead" network $\mathsf{R}_{_{\boldsymbol{\mathsf{A}}}},\,\mathsf{C}_{_{\mathsf{N}}},\,\mathsf{R}_{_{\mathsf{N}}}$ can be used to improve phase margin in case when output capacitors with extra-low ESR are used and there is a need to compensate for "high quality" output Lo, Co filter.

POWER MANAGEMENT Theory of Operation (Cont.)

 ${\sf f}_{\sf NET} = \frac{1}{2 \bullet \prod \bullet \sf R a \bullet \sf C n}$

Value for the resistor R_N should be 1/10 of the output divider upper resistor $\mathsf{R}_{_{\mathsf{A}}}\cdot$

Example.

Switching frequency f_{sw} = 300kHz Output capacitance C_{OUT} = 3 x 330µF

Output capacitor ESR = $45 \text{m}\Omega$ /each

Output inductance $L_{\text{OUT}} = 4.7 \mu H$ Input voltage $V_{\text{IN}} = 12V$ Output voltage $V_{\text{OUT}} = 3.3V$

Let's choose crossover frequency

 $f_{\text{co}} = 1/20 \bullet f_{\text{sw}} = 15 \text{kHz}$

The compensation values used in this example are based on the following criteria:

$$
f_z = f_{LC}
$$
; $f_{NET} = 1/10 \cdot f_{LC}$; $f_p = 10 \cdot f_{CO} = 150$ kHz

Therefore,

$$
f_{LC} = \frac{1}{2 \cdot \Pi \cdot \sqrt{4.7 \mu H \cdot 990 \mu F}} = 2.33 \text{kHz}
$$

$$
f_{ESR} = \frac{1}{2 \cdot \prod \bullet 0.015 \cdot 990 \mu F} = 10.72 \text{kHz}
$$

Since, the EA can sink/source about 1mA, let's choose Rc = 680Ω, then

$$
C_C = \frac{1}{2 \cdot \prod_{\bullet} Fz \cdot \text{Rc}} = 0.1 \mu F
$$

$$
C_{\rm p} = \frac{1}{2 \cdot \Pi \cdot \text{Fp} \cdot \text{Rc}} = 1500 \text{pF}
$$

Assuming the output divider lower resistor $R_B = 1k$, then for $V_{\text{out}} = 3.3V$ the R_A = 2.32k.

$$
C_N = \frac{1}{2 \cdot \prod \bullet f_{N \in T} \bullet Ra} = 0.3 \mu F
$$

At the closed-loop crossover frequency $f_{\rm co}$, the

attenuation due to the L_0 , C_0 filter and the output resistor divider $\mathsf{R}_{_{\mathrm{A}}}$, $\mathsf{R}_{_{\mathrm{B}}}$ is compensated by the gain of the PWM modulator and the gain of the transconductance error amplifier (Gm_{FA} • Z_{COMP}).

SC1104A/B

Shown below is a typical Bode plot of the open-loop frequency response of SC1104 based buck converter.

Typical Characteristics

Reference Voltage vs. Temp Switching Frequency vs. Temp

Trip Voltage vs. Temp **Voltage Victor** Contact Under Voltage Lockout vs. Temp

SC1104A/B

POWER MANAGEMENT Evaluation Board Schematic - V_{IN} = 5V

Evaluation Board Schematic - $V_{\text{IN}} = 12V$

Evaluation PC Board

Top View

Top Layer

Bottom Layer

POWER MANAGEMENT Typical Characteristics

SC1104A/B

POWER MANAGEMENT

Typical Characteristics (Cont.)

