

POWER MANAGEMENT

Features

- V_{IN} Range: 2.9 – 5.5V
- V_{OUT} Options: 0.8 - 3.3V
- Up to 2A Output Current
- Ultra-Small Footprint, <1mm Height Solution
- 2.5MHz Switching Frequency
- Efficiency Up to 93%
- Low Output Noise Across Load Range
- Excellent Transient Response
- Start Up into Pre-Bias Output
- 100% Duty-Cycle Low Dropout Operation
- <1 μ A Shutdown Current
- Internal Soft Start
- Input Under-Voltage Lockout
- Output Over-Voltage, Current Limit Protection
- Over-Temperature Protection
- Adjustable Output Voltage
- 3mm x 3mm x 0.6mm thermally enhanced MLPQ-UT16 package
- Pb-free, Halogen free, and RoHS/WEEE compliant

Applications

- Office Automation and Computing
- Set-Top Box
- LCD TV
- Network Cards
- Printer

Description


The SC183C is a 2A synchronous step-down regulator designed to operate with an input voltage range of 2.9 to 5.5 Volts. The device offers fifteen pre-determined outputs voltages via four control pins programmable from 0.8 to 3.3 Volts. The control pins allow for on-the-fly voltage changes, enabling system designers to implement dynamic power savings. The SC183C is also capable of adjusting output voltage via an external resistor divider.

The device operates with a fixed 2.5MHz oscillator frequency, allowing the use of small surface mount external components.


Connecting CTL0 — CTL3 to logic low forces the device into shutdown mode reducing the supply current to less than 1 μ A. Connecting any of the control pins to logic high enables the converter and sets the output voltage according to Table 1. Other features include under-voltage lockout, soft-start to limit in-rush current, and over-temperature protection.

The SC183C is available in a thermally-enhanced, 3mm x 3mm x 0.6mm MLPQ-UT16 package.


Typical Application Circuit



Pin Configuration



Marking Information



Ordering Information

Device	Package
SC183CULTRT ⁽²⁾⁽³⁾	3mm x 3mm x 0.6mm MLPQ-UT16
SC183CEVB ⁽⁴⁾	Evaluation Board

Notes:

- (1) Calculated from package in still air, mounted to 3" x 4.5", 4 layer FR4 PCB with thermal vias under the exposed pad per JE5D51 standards.
- (2) Available in tape and reel only. A reel contains 3,000 devices.
- (3) Device is Pb-free, Halogen free, and RoHS/WEEE compliant.
- (4) Please specify the VOUT when ordering.

Table 1 – Output Voltage Settings

CTL3	CTL2	CTL1	CTL0	Output Voltage
0	0	0	0	Shutdown
0	0	0	1	0.80
0	0	1	0	1.00
0	0	1	1	1.025
0	1	0	0	1.05
0	1	0	1	1.20
0	1	1	0	1.25
0	1	1	1	1.30
1	0	0	0	1.50
1	0	0	1	1.80
1	0	1	0	2.20
1	0	1	1	2.50
1	1	0	0	2.60
1	1	0	1	2.80
1	1	1	0	3.00
1	1	1	1	3.30

Absolute Maximum Ratings

PVIN and AVIN Supply Voltages	-0.3 to 6.0V
LX Voltage	-1 to PVIN+1V, -3V (20ns Max), 6V Max
VOUT Voltage	-0.3 to AVIN+0.3V
CTLx Voltage	-0.3 to AVIN+0.3V
Operating Junction Temperature	-40 to +125 °C
Peak IR Reflow Temperature	260°C
ESD Protection Level ⁽²⁾	2.5kV

Recommended Operating Conditions

Supply Voltage PVIN and AVIN	2.9 to 5.5V
Maximum Output Current	2.0A
Input Capacitor	10uF
Output Capacitor	22uF
Output Inductor	2.2uH

Thermal Information

Thermal Resistance, Junction to Ambient ⁽¹⁾	40 °C/W
Maximum Junction Temperature	+150 °C
Storage Temperature Range	-65 to +150 °C

Exceeding the absolute maximum ratings may result in permanent damage to the device and/or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not recommended.

NOTES:

- (1) Calculated from package in still air, mounted to 3" x 4.5", 4 layer FR4 PCB with thermal vias under the exposed pad per JESD51 standards.
- (2) Tested according to JEDEC standard JEDEC22-A114-B.

Electrical Characteristics

Unless specified: PVIN= AVIN= 5.0V, VOUT= 1.50V, C_{IN}= 10μF, C_{OUT}= 22μF, L= 2.2μH, -40°C ≤ T_J ≤ +125 °C. Unless otherwise noted typical values are T_A = +25 °C.

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Under-Voltage Lockout	UVLO	Rising AVIN, PVIN=AVIN	2.70	2.80	2.90	V
		Hysteresis	240	300		mV
Output Voltage Tolerance ⁽¹⁾	ΔV _{OUT}	PVIN= AVIN= 2.9 to 5.5V; I _{OUT} =0A	-2.0		+2.0	%
Current Limit	I _{LIMIT}	Peak LX current	2.5	3.0	3.75	A
Supply Current	I _Q	No load		10		mA
Shutdown Current	I _{SHDN}	CTL ₀₋₃ = AGND		1	10	μA
High Side Switch Resistance	R _{DSON_P}	I _{LX} = 100mA, T _J = 25 °C		0.10	0.125	Ω
		I _{LX} = 100mA, T _J = 125 °C		0.14	0.18	
Low Side Switch Resistance ⁽²⁾	R _{DSON_N}	I _{LX} = -100mA, T _J = 25 °C		0.09	0.115	
		I _{LX} = -100mA, T _J = 125 °C		0.125	0.160	
L _X Leakage Current ⁽²⁾	I _{LK(LX)}	PVIN= AVIN= 5.5V; LX= 0V; CTL ₀₋₃ = AGND		1	10	μA
		PVIN= AVIN= 5.5V; LX= 5.0V; CTL ₀₋₃ = AGND	-10	-1		
Load Regulation	ΔV _{LOAD-REG}	PVIN= AVIN= 5.0V; I _{OUT} =1mA to 2A		±0.5	±1.0	%
Oscillator Frequency	f _{OSC}		2.125	2.500	2.875	MHz
Soft-Start Time ⁽²⁾	t _{SS}	I _{OUT} = 0 to 2A	50	850	980	μs
CTLx Input High Current ⁽²⁾	I _{EN_HI}	CTL ₀₋₃ =AVIN	-2.0		2.0	μA
CTLx Input Low Current ⁽²⁾	I _{EN_LO}	CTL ₀₋₃ =AGND	-2.0		2.0	μA

Electrical Characteristics (continued)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
CTLx Input High Threshold	V_{EN_HI}		1.2			V
CTLx Input Low Threshold	V_{EN_LO}				0.4	V
V_{OUT} Over Voltage Protection	V_{OVP}		110	115	120	%
Thermal Shutdown Temperature	T_{SD}			160		°C
Thermal Shutdown Hysteresis	T_{SD_HYS}			10		°C


Notes:

- (1) The "Output Voltage Tolerance" includes output voltage accuracy, voltage drift over temperature and the line regulation.
- (2) The negative current means the current flows through into the pin and the positive current means the current flows through out from the pin.


Typical Characteristics

Circuit Conditions: $C_{IN} = 10\mu\text{F}/6.3\text{V}$, $C_{OUT} = 22\mu\text{F}/6.3\text{V}$. Unless otherwise noted, $L = 2.2\mu\text{H}$ (TOKO: 1127AS-2R2M).


Efficiency vs. Load Current ($V_{OUT} = 1.5\text{V}$)




Efficiency vs. Load Current ($V_{OUT} = 3.3\text{V}$)




Total Loss vs. Load Current ($V_{OUT} = 1.5\text{V}$)




Total Loss vs. Load Current ($V_{OUT} = 3.3\text{V}$)



Load Regulation ($V_{OUT} = 1.5\text{V}$)




Load Regulation ($V_{OUT} = 3.3\text{V}$)




Typical Characteristics

Circuit Conditions: $C_{IN} = 10\mu\text{F}/6.3\text{V}$, $C_{OUT} = 22\mu\text{F}/6.3\text{V}$. Unless otherwise noted, $L = 2.2\mu\text{H}$ (TOKO: 1127AS-2R2M).


$R_{DS(ON)}$ Variation vs. Input Voltage




$R_{DS(ON)}$ Variation vs. Temperature




Switching Frequency vs. Input Voltage




Switching Frequency vs. Temperature



Line Regulation




Line Regulation vs. Temperature




Typical Characteristics

Circuit Conditions: $C_{IN} = 10\mu\text{F}/6.3\text{V}$, $C_{OUT} = 22\mu\text{F}/6.3\text{V}$. Unless otherwise noted, $L = 2.2\mu\text{H}$ (TOKO: 1127AS-2R2M).


UVLO Rising Threshold Variation



UVLO Hysteresis Variation




Dropout Voltage in 100% Duty Cycle Operation




Typical Waveforms

Circuit Conditions: $C_{IN} = 10\mu\text{F}/6.3\text{V}$, $C_{OUT} = 22\mu\text{F}/6.3\text{V}$, $L = 2.2\mu\text{H}$ (TOKO: 1127AS-2R2M).


Output Voltage Ripple ($V_{OUT} = 1.5\text{V}$)




Output Voltage Ripple ($V_{OUT} = 1.5\text{V}$)




Output Voltage Ripple ($V_{OUT} = 3.3\text{V}$)




Output Voltage Ripple ($V_{OUT} = 3.3\text{V}$)



Transient Response ($V_{OUT} = 1.5\text{V}$; 0A to 1A)




Transient Response ($V_{OUT} = 3.3\text{V}$; 0A to 1A)




Typical Waveforms

Circuit Conditions: $C_{IN} = 10\mu\text{F}/6.3\text{V}$, $C_{OUT} = 22\mu\text{F}/6.3\text{V}$, $L = 2.2\mu\text{H}$ (TOKO: 1127AS-2R2M).


Start Up (Enable)($V_{OUT}=1.5\text{V}$)




Start Up (Enable)($V_{OUT}=1.5\text{V}$)




Start Up (Power up V_{IN})($V_{OUT}=1.5\text{V}$)




Start Up (Power up V_{IN})($V_{OUT}=1.5\text{V}$)



Start Up (Enable)($V_{OUT}=3.3\text{V}$)




Start Up (Enable)($V_{OUT}=3.3\text{V}$)




Typical Waveforms

Circuit Conditions: $C_{IN} = 10\mu\text{F}/6.3\text{V}$, $C_{OUT} = 22\mu\text{F}/6.3\text{V}$, $L = 2.2\mu\text{H}$ (TOKO: 1127AS-2R2M).


Start Up (Power up V_{IN}) ($V_{OUT} = 3.3\text{V}$)




Start Up (Power up V_{IN}) ($V_{OUT} = 3.3\text{V}$)



Shutdown (Disable) ($V_{OUT} = 1.5\text{V}$)




Shutdown (Disable) ($V_{OUT} = 3.3\text{V}$)



Pin Descriptions

Pin #	Pin Name	Pin Function
1,2	PVIN	Input supply voltage for the converter power stage.
3	AGND	Ground connection for the internal circuitry. AGND needs to be connected to PGND directly.
4	AVIN	Power supply for the internal circuitry. Connect a 10 Ω resistor to PVIN and a 1 μ F capacitor to AGND.
5	CTL0	Control bit 0 - see Table 1 for decoding. This pin has a 1 M Ω internal pulldown resistor. This resistor is switched in circuit whenever the EN pin is below the enable input high threshold, or when the part is in undervoltage lockout.
6	CTL1	Control bit 1 - see Table 1 for decoding. This pin has a 1 M Ω internal pulldown resistor. This resistor is switched in circuit whenever the EN pin is below the enable input high threshold, or when the part is in undervoltage lockout.
7	CTL2	Control bit 2 - see Table 1 for decoding. This pin has a 1 M Ω internal pulldown resistor. This resistor is switched in circuit whenever the EN pin is below the enable input high threshold, or when the part is in undervoltage lockout.
8	CTL3	Control bit 3 - see Table 1 for decoding. This pin has a 1 M Ω internal pulldown resistor. This resistor is switched in circuit whenever the EN pin is below the enable input high threshold, or when the part is in undervoltage lockout.
9	NC	No connection.
10	VOUT	Output voltage sense pin.
11,12,13	PGND	Ground connection for converter power stage.
14,15,16	LX	Switching node - connect an inductor between this pin and the output capacitor.

Block Diagram



Applications Information

Detailed Description

The SC183C is a synchronous step-down converter utilizing a 2.5MHz fixed frequency voltage mode architecture. The switching frequency is chosen to minimize the size of the external inductor and capacitors while maintaining high efficiency.

Operation

During normal operation, the PMOS MOSFET is activated on each rising edge of the internal oscillator. The voltage feedback loop uses an internal feedback resistor divider. The period is set by the internal oscillator. The device has an internal synchronous NMOS rectifier and does not require a Schottky diode on the LX pin. The device operates as a buck converter in PWM mode with a fixed frequency of 2.5MHz.

Programmable Output Voltage

The SC183C has fifteen pre-determined output voltage values which can be individually selected by programming the CTL input pins (see Table 1 — Output Voltage Settings). Each CTL pin has an active 1 MΩ internal pull-down resistor. The 1MΩ resistor is switched in circuit whenever the CTL input voltage is below the input threshold, or when the part is in undervoltage lockout. It is recommended to tie all high CTL pins together and use an external pull-up resistor to AVIN if there is no enable signal or if the enable input is an open drain/collector signal. The CTL pins may be driven by a microprocessor to allow dynamic voltage adjustment for systems that reduce the supply voltage when entering sleep states. Avoid all zeros being present on the CTL pins when changing programmable output voltages as this would disable the device.

SC183C is also capable of regulating a different (higher) output voltage, which is not shown in the Table 1, via




Figure 1 — Typical Schematic for Adjusting the Output Voltage Up from an Output Voltage of 1.0V (CTLx=[0010])

an external resistor divider. There will be a typical 2µA current flowing into the VOUT pin. The typical schematic for an adjustable output voltage option from the standard 1.0V with CTLx=[0010], is shown in Figure 1. RFB1 and RFB2 are used to adjust the desired output voltage. If the RFB2 current is such that the 2µA VOUT pin current can be ignored, then RFB1 can be found by Equation 1. RFB2 needs to be low enough in value for the current through the resistor chain to be at least 20µA in order to ignore the VOUT pin current.

$$R_{FB1} = \frac{V_{OUT} - V_{OSTD}}{V_{OSTD}} \cdot R_{FB2} \quad \dots \dots \dots (1)$$

where V_{OSTD} is the pre-determined output voltage via the CTL pins.

C_{FF} is needed to maintain good transient response performance. The correct value of C_{FF} can be found using Equation 2.

$$C_{FF} [nF] = 2.5 \times \frac{(V_{OUT} - 0.5)^2}{R_{FB1} [k\Omega] \cdot (V_{OUT} - V_{OSTD})} \times \left(\frac{V_{OSTD}}{V_{OSTD} - 0.5} \right) \dots (2)$$

To simplify the design, it is recommended to program the desired output voltage from a standard 1.0V as shown in Figure 1 with a proper C_{FF} calculated from Equation 2. For programming the output voltage from other standard voltages, R_{FB1} , R_{FB2} and C_{FF} need to be adjusted to meet Equation 1 and 2.

Protection Features

The SC183C provides the following protection features:

- Current Limit
- Over-Voltage Protection
- Soft-Start Operation
- Thermal Shutdown

Current Limit

The internal PMOS power device in the switching stage is protected by a current limit feature. If the inductor current is above the PMOS current limit for 16 consecutive cycles, the part enters foldback current limit mode and the output current is limited to the current limit holding

Applications Information (continued)

current (I_{CL_HOLD}) of a few hundred milliamperes. Under this condition, the output voltage will be the product of I_{CL_HOLD} and the load resistance. The current limit holding current (I_{CL_HOLD}) will decrease when the output voltage increases. The load presented must fall below the current limit holding current for the part to exit foldback current limit mode. Figure 2 shows how the typical current limit holding current varies with output voltage. The SC183C is capable of sustaining an indefinite short circuit without damage and will resume normal operation when the fault is removed. The foldback current limit mode is disabled during soft-start. The current limit functionality is shown in Figure 4.




Figure 2 — Typical Current Limit Holding Current

Over-Voltage Protection

In the event of a 15% over-voltage on the output, the PWM drive is disabled with LX pin floating.

Soft-Start

The soft-start mode is activated after AVIN reaches its UVLO and one or more CTL pins are set high to enable the part. A thermal shutdown event will also activate the soft start sequence. Soft-start mode controls the maximum current during startup thus limiting in-rush current. The PMOS current limit is stepped through four soft start levels of approximately 20%, 25%, 40%, & 100%. Each step is

maintained for 200 μ s following an internal reference start up of 50 μ s giving a total nominal startup period of 850 μ s. During startup, the chip operates by controlling the inductor current swings between 0A and current limit. If at any time V_{OUT} reaches 86% of the target or at the end of the soft-start period, the SC183C will switch to PWM mode operation. Figure 3 shows the typical diagram of soft start operation.

The SC183C is capable of starting up into a pre-biased output. When the output is precharged by another supply rail, the SC183C will not discharge the output during the soft start interval.

Shut Down

When all CTL pins are low, the SC183C will run in shut-down mode, drawing less than 1 μ A from the input power supply. The internal switches and bandgap voltage will be immediately turned off.

Thermal Shutdown

The device has a thermal shutdown feature to protect the SC183C if the junction temperature exceeds 160°C. During thermal shutdown, the on-chip power devices are disabled, tri-stating the LX output. When the temperature drops by 10°C, it will initiate a soft start cycle to resume normal operation.

Inductor Selection

The SC183C converter has internal loop compensation. The compensation is designed to work with a output filter corner frequency of less than 40kHz for a V_{IN} of 5V and 50kHz for a V_{IN} of 3.3V over any operating condition. The corner frequency of the output filter can be defined by Equation 3.

$$f_c = \frac{1}{2\pi\sqrt{L \cdot C_{OUT}}} \dots\dots\dots (3)$$

Values outside this range may lead to instability, malfunction, or out-of-specification performance.

In general, the inductance is chosen by making the inductor ripple current to be less than 30% of maximum load current. When choosing an inductor, it is important to consider the change in inductance with DC bias current.

Applications Information (continued)

The inductor saturation current is specified as the current at which the inductance drops a specific percentage from the nominal value. This is approximately 30%. Except for short-circuit or other fault conditions, the peak current must always be less than the saturation current specified by the manufacturer. The peak current is the maximum load current plus one half of the inductor ripple current at the maximum input voltage. Load and/or line transients can cause the peak current to exceed this level for short durations. Maintaining the peak current below the inductor saturation specification keeps the inductor ripple current and the output voltage ripple at acceptable levels. Manufacturers often provide graphs of actual inductance and saturation characteristics versus applied inductor current. The saturation characteristics of the inductor can vary significantly with core temperature. Core and ambient temperatures should be considered when examining the core saturation characteristics.

When the inductance has been determined, the DC resistance (DCR) must be examined. The efficiency that can be achieved is dependent upon the DCR of the inductor. Lower values give higher efficiency. The RMS DC current rating of the inductor is associated with losses in the copper windings and the resulting temperature rise of the inductor. This is usually specified as the current which produces a 40°C temperature rise. Most copper windings are rated to accommodate this temperature rise above maximum ambient.

Magnetic fields associated with the output inductor can interfere with nearby circuitry. This can be minimized by the use of low noise shielded inductors which use the minimum gap possible to limit the distance that magnetic fields can radiate from the inductor. However shielded inductors typically have a higher DCR and are thus less efficient than a similar sized non-shielded inductor.

Final inductor selection depends upon various design considerations such as efficiency, EMI, size, and cost. Table 2 lists the manufacturers of recommended inductor

options. The saturation characteristics and DC current ratings are also shown.

Manufacturer Part Number	L (μH)	DCR Max (Ω)	Rated Current (A)	L at Rated Current (μH)	Dimensions LxWxH (mm)
TOKO 1071AS-2R2M	2.20±20%	0.060	1.80	1.54	2.8x3.0x1.5
TOKO 1071AS-1R0N	1.00±30%	0.040	2.70	0.70	2.8x3.0x1.5
TOKO 1127AS-2R2M	2.20±20%	0.048	2.50	1.54	3.5x3.7x1.8
Panasonic ELLVGG1R0N	1.00±23%	0.062	2.20	0.70	3.2x3.2x1.5

Table 2 – Recommended Inductors

C_{OUT} Selection

The internal voltage loop compensation in the SC183C limits the minimum output capacitor value to 22μF if using an inductor value of 2.2μH or 44μF if using an inductor of 1μH. This is due to its influence on the the loop crossover frequency, phase margin, and gain margin. Increasing the output capacitor above this minimum value will reduce the crossover frequency and provide greater phase margin. The total output capacitance should not exceed 50μF to avoid any start-up problems. For most typical applications it is recommended to use an output capacitance of 22μF to 44μF. When choosing the output capacitor's capacitance, verify the voltage derating effect from the capacitor vendors data sheet.

Capacitors with X7R or X5R ceramic dielectric are recommended for their low ESR and superior temperature and voltage characteristics. Y5V capacitors should not be used as their temperature coefficients make them unsuitable for this application.

The output voltage droop due to a load transient is determined by the capacitance of the ceramic output capacitor. The ceramic capacitor supplies the load current initially until the loop responds. Within a few switching cycles the loop will respond and the inductor current will increase to match the required load. The output voltage droop during the period prior to the loop responding can be related to the choice of output capacitor by the relationship from Equation 4.

Applications Information (continued)

$$C_{OUT} = \frac{3 \cdot \Delta I_{LOAD}}{V_{DROOP} \cdot f_{OSC}} \quad (4)$$

The output capacitor RMS current ripple may be calculated from Equation 5.

$$I_{COUT(RMS)} = \frac{1}{2\sqrt{3}} \left(\frac{V_{OUT} \cdot (V_{IN(MAX)} - V_{OUT})}{L \cdot f_{OSC} \cdot V_{IN}} \right) \quad (5)$$

Table 3 lists the manufacturers of recommended output capacitor options.

C_{IN} Selection

The SC183C source input current is a DC supply current with a triangular ripple imposed on it. To prevent large input voltage ripple, a low ESR ceramic capacitor is required. A minimum value of 4.7μF should be used. It is important to consider the DC voltage coefficient characteristics when determining the actual required value. It should be noted that a 10μF, 6.3V, X5R ceramic capacitor with 5V DC applied may exhibit a capacitance as low as 4.5μF. To estimate the required input capacitor, determine the acceptable input ripple voltage and calculate the minimum value required for C_{IN} from Equation 6.

$$C_{IN} = \frac{\frac{V_{OUT}}{V_{IN}} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)}{\left(\frac{\Delta V}{I_{OUT}} - ESR \right) \cdot f_{OSC}} \quad (6)$$

The input capacitor RMS ripple current varies with the input and output voltage. The maximum input capacitor RMS current is found from Equation 7.

$$I_{CIN(RMS)} = \sqrt{\frac{V_{OUT}}{V_{IN}} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)} \quad (7)$$

The input voltage ripple and RMS current ripple are at a maximum when the input voltage is twice the output voltage or 50% duty cycle.


The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the PMOS switch. Low ESR/ESL X5R ceramic capacitors are recommended for this function. To minimise stray inductance, the capaci-

tor should be placed as closely as possible to the PVIN and PGND pins of the SC183C.

Manufacturer Part Number	Value (μF)	Type	Rated Voltage (VDC)	Value at 3.3V (μF)	Dimensions LxWxH (mm)
Murata GRM21BR60J106K	10±10%	X5R	6.3	4.74	2.0x1.25x1.25 (EIA:0805)
Murata GRM219R60J106K	10±10%	X5R	6.3	4.05	2.0x1.25x0.85 (EIA:0805)
Murata GRM21BR60J226M	22±20%	X5R	6.3	6.57	2.0x1.25x1.25 (EIA:0805)
Murata GRM31CR60J476M	47±20%	X5R	6.3	20.3	3.2x1.6x1.6 (EIA:1206)

Table 3 – Recommended Capacitors


Applications Information (continued)



Stages	Operation description
0	Chip is OFF.
1	Peak current limit at 20% level PWM "ON" when inductor current of 0A PWM "OFF" when inductor current hits peak current limit Stage duration of 200µs
2	Peak current limit at 25% level PWM "ON" when inductor current of 0A PWM "OFF" when inductor current hits peak current limit Stage duration of 200µs
3	Peak current limit at 40% level PWM "ON" when inductor current of 500mA PWM "OFF" when inductor current hits peak current limit Stage duration of 200µs
4	Peak current limit at 100% level PWM "ON" when inductor current of 500mA PWM "OFF" when inductor current hits peak current limit Stage duration of 200µs
5	Peak current limit at 100% level Switch to closed-loop PWM operation.
6	Soft Start ends Normal PWM operation Overload protection is enabled

Conditions	Operation description
A	VIN > UVLO Threshold AND One or more CTL pin is high AND Internal reference is ready
B	End of stage 1 AND Vout < 86% of target
C	End of stage 2 AND Vout < 86% of target
D	End of stage 3 AND Vout < 86% of target
E	End of stage 4 AND Vout < 86% of target
F	Vout > 86% of target
G	Vout > 86% of target
H	Vout > 86% of target
I	End of soft start time of 800µs

Figure 3 — Typical Diagram of Soft Start Operation



Stages	Operation description
6	Normal PWM operation Overload protection is enabled and peak current limit at 100% level
7	Cycle by cycle peak current limit
8	OCP protection is activated. foldback peak current limit. PWM "ON" when inductor current of 0A PWM "OFF" when inductor current hits peak current limit of foldback mode.

Conditions	Operation description
J	Inductor current hits peak current limit
K	Peak current limit for 16 consecutive cycles
L	Vout ≥ 100% target
M	Inductor current doesn't hit peak current limit

Figure 4 — Typical Diagram of Current Limit Protection

Applications Information (continued)

PCB Layout Considerations

The layout diagrams in Figure 5 and Figure 6 show a recommended PCB layout for a standard V_{OUT} option and an adjustable V_{OUT} option, respectively. Fundamental layout rules must be followed since the layout is critical for achieving the performance specified in the Electrical Characteristics table. Poor layout can degrade the performance of the DC-DC converter and can contribute to EMI problems, ground bounce, and resistive voltage losses. Poor regulation and instability can result.

The following guidelines are recommended when developing a PCB layout:

1. The input capacitor, C_{IN} , provides a low impedance loop for the pulsed currents present at the buck converter's inputs. C_{IN} should therefore be placed as close to the PVIN and PGND pins as possible, and no more than 3mm away from the PVIN pin. Place the C_{IN} and SC183C on the same component side to eliminate the use of vias between C_{IN} and the device pins. Use short wide traces or a copper plane to connect as closely to the IC as possible. Use multiple vias for the ground connection to the ground plane to reduce the parasitic inductance. These measures will minimize EMI and input voltage ripple by localizing the high frequency current pulses.
2. Keep the LX pin traces as short as possible to minimize pickup of high frequency switching edges to other parts of the circuit. C_{OUT} and L should be connected as close as possible between the LX and GND pins, with a direct return to the GND pin from C_{OUT} .
3. Route the output voltage feedback/sense path away from the inductor and LX node to minimize noise and magnetic interference.
4. Use a ground plane referenced to the SC183C PGND pin. Use several vias to connect to the component side ground to further reduce noise and interference on sensitive circuit nodes.
5. If possible, minimize the resistance from the VOUT and AGND pins to the load. This will reduce the voltage drop on the ground plane and improve the load regulation. And it will also improve the overall efficiency by reducing the copper losses on the output and ground planes.




Figure 5 — Recommended PCB Top & Bottom Layer Layout for Standard V_{OUT} Option






Figure 6 — Recommended PCB Top & Bottom Layer Layout for Adjustable V_{OUT} Option

Outline Drawing – 3x3 MLPQ-UT16



- NOTES:
1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
 2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
 3. DAP IS 1.90 x 1.90mm.

Land Pattern – 3x3 MLPQ-UT16



- NOTES:
1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
 2. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
 3. THERMAL VIAS IN THE LAND PATTERN OF THE EXPOSED PAD SHALL BE CONNECTED TO A SYSTEM GROUND PLANE. FAILURE TO DO SO MAY COMPROMISE THE THERMAL AND/OR FUNCTIONAL PERFORMANCE OF THE DEVICE.