ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,



LMV321 / LMV358 / LMV324 General-Purpose, Low Voltage, Rail-to-Rail Output **Amplifiers**

Features at +2.7V

- 80 μA Supply Current per Channel
- 1.2 MHz Gain Bandwidth Product
- Output Voltage Range: 0.01 V to 2.69 V
- Input Voltage Range: -0.25 V to +1.5 V
- 1.5 V/µs Slew Rate
- · LMV321 Directly Replaces Other Industry Standard LMV321 Amplifiers: Available in SC70-5 and SOT23-5 Packages
- LMV358 Directly Replaces Other Industry Standard LMV358 Amplifiers: Available in MSOP-8 and **SOIC-8 Packages**
- LMV324 Directly Replaces Other Industry Standard LMV324 Amplifiers: Available in SOIC-14 Packages
- Fully Specified at +2.7 V and +5 V Supplies
- Operating Temperature Range: -40°C to +125°C


Applications

- · Low Cost General-Purpose Applications
- Cellular Phones
- Personal Data Assistants
- A/D Buffer
- **DSP** Interface
- Smart Card Readers
- Portable Test Instruments
- Keyless Entry
- · Infrared Receivers for Remote Controls
- Telephone Systems
- · Audio Applications
- Digital Still Cameras
- Hard Disk Drives
- · MP3 Players


Description

The LMV321 (single), LMV358 (dual), and LMV324 (quad) are a low cost, voltage feedback amplifiers that consume only 80 µA of supply current per amplifier. The LMV3XX family is designed to operate from 2.7 V (±1.35 V) to 5.5 V (±2.75 V) supplies. The common mode voltage range extends below the negative rail and the output provides rail-to-rail performance.

The LMV3XX family is designed on a CMOS process and provides 1.2 MHz of bandwidth and 1.5 V/us of slew rate at a low supply voltage of 2.7 V. The combination of low power, rail-to-rail performance, low voltage operation, and tiny pack-age options make the LMV3XX family well suited for use in personal electronics equipment such as cellular handsets, pagers, PDAs, and other battery powered applications.



Typical Application





Ordering Information

Product Number	lumber Package Packing Method		Operating Temperature
LMV321AP5X	SC70 5L	Tape and Reel, 3000pcs	
LMV321AS5X	SOT-23 5L Tape and Reel, 3000pcs		
LMV358AM8X	358AM8X SOIC 8L (Narrow) Tape and Reel, 2500pcs		-40 to +125°C
LMV358AMU8X	MSOP 8L	Tape and Reel, 3000pcs	_
LMV324AM14X	SOIC 14L	Tape and Reel, 2500pcs	


Pin Assignments


LMV321






LMV358





LMV324



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Parameter	Min.	Max.	Unit
Supply Voltage	0	+6	V
Maximum Junction Temperature	-	+175	°C
Storage Temperature Range	-65	+150	°C
Lead Temperature, 10 Seconds		+260	°C
Input Voltage Range	-V _S -0.5	+V _S +0.5	V

Recommended Operating Conditions

Parameter		Max.	Unit
Operating Temperature Range	-40	+125	°C
Power Supply Operating Range	2.5	5.5	V

Package Thermal Resistance

Package	θ_{JA}	Unit
5 Lead SC70	331.4	°C/W
5 Lead SOT23	256	°C/W
8 Lead SOIC	152	°C/W
8 Lead MSOP	206	°C/W
14 Lead SOIC	88	°C/W

Electrical Specifications

 $T_{C}=25^{\circ}C,~V_{S}=+2.7~V,~G=2,~R_{L}=10~k\Omega~to~V_{S}/2,~R_{f}=10~k\Omega,~V_{O(DC)}=V_{CC}/2,~unless~otherwise~noted.$

Parameter		Conditions	Min.	Тур.	Max.	Unit
AC Performance						
Gain Bandwidth Product		C_L = 50 pF, R_L = 2 k Ω to V_S /2		1.2		MHz
Phase Margin				52		deg
Gain Margin				17		dB
Slew Rate		$V_O = 1V_{PP}$		1.5		V/µs
Input Voltage Noise		>50 kHz		36		nV/√Hz
Createlle	LMV358	100 kHz		91		4D
Crosstalk	LMV324	100 kHz		80		- dB
DC Performance				•	•	•
Input Offset Voltage ⁽¹⁾	Input Offset Voltage ⁽¹⁾			1.7	7.0	mV
Average Drift				8		μV/°C
Input Bias Current ⁽²⁾				<1		nA
Input Offset Current ⁽²⁾				<1		nA
Power Supply Rejection Ratio ⁽¹⁾		DC	50	65		dB
Supply Current (Per Channe	Supply Current (Per Channel) ⁽¹⁾			80	120	μА
Input Characteristics				•	•	
land Orange Made Value	(1)		0	-0.25		
Input Common Mode Voltage Range ⁽¹⁾		HI		1.5	1.3	V
Common Mode Rejection Ratio ⁽¹⁾			50	70		dB
Output Characteristics						
Output Voltage Swing		R_L = 10 kΩ to V_S /2; LO ⁽¹⁾		0.01	0.10	V
		R_L = 10 kΩ to V_S /2; $HI^{(1)}$	2.60	2.69		

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Notes:

- 1. Guaranteed by testing or statistical analysis at +25°C.
- 2. +IN and -IN are gates to CMOS transistors with typical input bias current of <1 nA. CMOS leakage is too small to practically measure.

Electrical Specifications (Continued)

 $T_C = 25^{\circ}C,~V_S = +5~V,~G = 2,~R_L = 10~k\Omega~to~V_S/2,~R_f = 10~k\Omega,~V_{O(DC)} = V_{CC}/2,~unless~otherwise~noted.$

Parameter		Conditions	Min.	Тур.	Max.	Unit
AC Performance	•			•		•
Gain Bandwidth Product		C_L = 50 pF, R_L = 2 k Ω to V_S /2		1.4		MHz
Phase Margin				73		deg
Gain Margin				12		dB
Slew Rate				1.5		V/μs
Input Voltage Noise		>50 kHz		33		nV/√Hz
Crosstalk	LMV358	100 kHz		91		dB
Crossiaik	LMV324	100 kHz		80		dB
DC Performance		<u> </u>				
Input Offset Voltage ⁽³⁾				1	7	mV
Average Drift				6		μV/°C
Input Bias Current ⁽⁴⁾				<1		nA
Input Offset Current ⁽⁴⁾				<1		nA
Power Supply Rejection Rat	io ⁽³⁾	DC	50	65		dB
Open Loop Gain ⁽³⁾			50	70		dB
Supply Current (Per Channel) ⁽³⁾				100	150	μΑ
Input Characteristics		<u>. </u>				
Input Common Mode Voltage Range ⁽³⁾		LO	0	-0.4		V
		HI		3.8	3.6	V
Common Mode Rejection Ra	atio ⁽³⁾		50	75		dB
Output Characteristics		<u> </u>				
Output Voltage Swing		R_L = 2 k Ω to V_S /2; LO/HI		0.036 to 4.950		V
		R_L = 10 kΩ to V_S /2; LO ⁽³⁾		0.013	0.100	V
		R _L = 10 kΩ to V _S /2; HI ⁽³⁾	4.90	4.98		V
Short Circuit Output Current	(3)	Sourcing; V _O = 0 V	5	+34		mA
Short Circuit Output Current ⁽³⁾		Sinking; V _O = 5 V	10	-23		mA


Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.


Notes:


- 3. Guaranteed by testing or statistical analysis at +25°C.
- 4. +IN and -IN are gates to CMOS transistors with typical input bias current of <1 nA. CMOS leakage is too small to practically measure.


Typical Operating Characteristics


 $T_{C}=25^{\circ}C,~V_{S}=+5~V,~G=2,~R_{L}=10~k\Omega~to~V_{S}/2,~R_{f}=10~k\Omega,~V_{O(DC)}=V_{CC}/2,~unless~otherwise~noted.$























Typical Operating Characteristics (Continued)

 $T_C = 25^{\circ}C,~V_S = +5~V,~G = 2,~R_L = 10~k\Omega~to~V_S/2,~R_f = 10~k\Omega,~V_{O(DC)} = V_{CC}/2,~unless~otherwise~noted.$







Application Information

General Description

The LMV3XX family are single supply, general-purpose, voltage-feedback amplifiers that are pin-for-pin compatible and drop in replacements with other industry standard LMV321, LMV358, and LMV324 amplifiers. The LMV3XX family is fabricated on a CMOS process, features a rail-to-rail output, and is unity gain stable.

The typical non-inverting circuit schematic is shown in Figure 1.




Figure 1. Typical Non-inverting configuration

Power Dissipation

The maximum internal power dissipation allowed is directly related to the maximum junction temperature. If the maximum junction temperature exceeds 150°C, some performance degradation will occur. If the maximum junction temperature exceeds 175°C for an extended time, device failure may occur.

Driving Capacitive Loads

The *Frequency Response vs. C_L* plot on page 4, illustrates the response of the LMV3XX family. A small series resistance (R_S) at the output of the amplifier, illustrated in Figure 2, will improve stability and settling performance. R_S values in the *Frequency Response vs. C_L* plot were chosen to achieve maximum bandwidth with less than 1dB of peaking. For maximum flatness, use a larger R_S. As the plot indicates, the LMV3XX family can easily drive a 200 pF capacitive load without a series resistance. For comparison, the plot also shows the LMV321 driving a 200 pF load with a 225 Ω series resistance.

Driving a capacitive load introduces phase-lag into the output signal, which reduces phase margin in the amplifier. The unity gain follower is the most sensitive configuration. In a unity gain follower configuration, the LMV3XX family requires a 450 Ω series resistor to drive a 200 pF load. The response is illustrated in Figure 3.




Figure 2. Typical Topology for driving a capacitive load




Figure 3. Frequency Response vs. C_L for unity gain configuration

Lavout Considerations

General layout and supply bypassing play major roles in high frequency performance. ON Semiconductor has evaluation boards to use as a guide for high frequency layout and as aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include 6.8 μF and 0.01 μF ceramic capacitors
- Place the 6.8 μF capacitor within 0.75 inches of the power pin
- Place the 0.01 μF capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts shown in Figure 5 on page 8 for more information.

Evaluation Board Information

The following evaluation boards are NOT available any more but their Schematic & Layout information will be useful for references to aid in the testing and layout of this device.

Evaluation board schematics and layouts are shown in Figures 4 and 5.

Eval Bd	Description	Products
KEB013	Single Channel, Dual Supply, SOT23-5 for Buffer-Style Pinout	LMV321AS5X
KEB014	Single Channel, Dual Supply, SC70-5 for Buffer-Style Pinout	LMV321AP5X
KEB006	Dual Channel, Dual Supply, 8 Lead SOIC	LMV358AM8X
KEB010	Dual Channel, Dual Supply, 8 Lead MSOP	LMV358AMU8X
KEB018	Quad Channel, Dual Supply, 14 Lead SOIC	LMV324AM14X

Evaluation Board Schematic Diagrams




Figure 4a. LMV321 KEB013 schematic




Figure 4b. LMV321 KEB014 schematic

Evaluation Board Schematic Diagrams (Continued)




Figure 4c. LMV358 KEB006/KEB010 schematic

Figure 4d. LMV324 KEB018 schematic

LMV321 Evaluation Board Layout

SEMICONDUCTOR LAYER1 SILK




Figure 5a. KEB013 (top side)

SEMICONDUCTOR LAYER2 SILK




Figure 5b. KEB013 (bottom side)

SEMICONDUCTOR LAYER1 SILK




Figure 5c. KEB014 (top side)

SEMICONDUCTOR LAYER2 SILK




Figure 5d. KEB014 (bottom side)

LMV358 Evaluation Board Layout

KOTA LAYER1 SILK

KOTA LAYER2




Figure 5e. KEB006 (top side)




Figure 5f. KEB006 (bottom side)

KOTA LAYER1 SILK




Figure 5g. KEB010 (top side)

KOTA LAYER2

Figure 5h. KEB010 (bottom side)

LMV324 Evaluation Board Layout




Figure 5i. KEB018 (top side)




Figure 5j. KEB018 (bottom side)

Physical Dimensions SYMM 3.00 2.80 A - 0.95 **-** 0.95 В 3.00 2.60 1.70 1.50 2.60 (0.30)1.00 0.50 0.30 0.95 ⊕ 0.20 M C A B 1.90 0.70 **TOP VIEW** LAND PATTERN RECOMMENDATION SEE DETAIL A 1.30 1.45 MAX 0.90 0.15 0.05 c 0.22 0.08 △ 0.10 C NOTES: UNLESS OTHEWISE SPECIFIED A) THIS PACKAGE CONFORMS TO JEDEC MO-178, ISSUE B, VARIATION AA, B) ALL DIMENSIONS ARE IN MILLIMETERS. GAGE PLANE C) MA05Brev5 0.25 0.55 0.35 SEATING PLANE 0.60 REF

Figure 6. 5-LEAD, SOT-23, JEDEC MO-178, 1.6MM

Physical Dimensions (Continued) **SYMM** 2.00 ± 0.20 0.65 -0.50 MIN В 1.25±0.10 1.90 3 0.30 (0.25)0.40 MIN 1.30 → 0.10M A B 0.65 LAND PATTERN RECOMMENDATION 1.30 SEE DETAIL A 1.00 1.10 0.80 0.10 0.00 0.10 C Ċ 2.10±0.30 **SEATING** PLANE **GAGE PLANE** NOTES: UNLESS OTHERWISE SPECIFIED (R0.10) THIS PACKAGE CONFORMS TO EIAJ SC-88A, 1996. ALL DIMENSIONS ARE IN MILLIMETERS. 0.25 DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. 0.20 0.46 0.26 30° DETAIL A MAA05AREV5

Figure 7. 5-LEAD, SC70, EIAJ SC-88A, 1.25MM WIDE

Physical Dimensions (Continued) -4.90±0.10—-►A 0.65 (0.635)В 1.75-6.00±0.20 5.60 3.90±0.10 PIN ONE INDICATOR 1.27 1.27 \oplus 0.25 \bigcirc C B LAND PATTERN RECOMMENDATION SEE DETAIL A 0.175±0.075 0.22±0.03 C 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE $(0.86) \times 45^{\circ}$ R0.10 **GAGE PLANE** OPTION B - NO BEVEL EDGE R0.10 0.36 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. SEATING PLANE B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.65±0.25 C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. (1.04)D) LANDPATTERN STANDARD: SOIC127P600X175-8M DETAIL A SCALE: 2:1 E) DRAWING FILENAME: M08Arev16

Figure 8. 8-LEAD, SOIC, JEDEC MS-012, 0.150 INCH NARROW BODY





Figure 9. 8-LEAD, MSOP, JEDEC MO-187, 3.0MM WIDE

Physical Dimensions (Continued)








Figure 10. 14-LEAD, SOIC, JEDEC MS-012, 0.150 INCH NARROW BODY