

# **Si115x Data Sheet**

# Proximity/Ambient Light Sensor IC with I2C Interface

The Si115x-AB00/AB09/AB9x is an ambient light sensor, proximity, and gesture detector with I2C digital interface and programmable-event interrupt output.

This touchless sensor IC includes dual 23-bit analog-to-digital converters, an integrated high-sensitivity array of visible and infrared photodiodes, a digital signal processor, and up to three integrated LED drivers with programmable drive levels. The Si115x offers excellent performance under a wide dynamic range and a variety of light sources, including direct sunlight. The Si115x can also work under dark glass covers. The photodiode response and associated digital conversion circuitry provide excellent immunity to artificial light flicker noise and natural light flutter noise. With two or more LEDs, the Si115x is capable of supporting multiple-axis proximity motion detection. The Si115x is provided in a 10-lead 2x2 mm DFN package or in a 10-lead 2.9x4.9 mm LGA module with integrated LED, and is capable of operation from 1.62 to 3.6 V over the –40 to +85 °C temperature range.



#### **KEY FEATURES**

- Proximity detector
	- From under 1 cm, to 50 cm without additional lensing.
	- From under 1 cm, to 200 cm with additional lensing (e.g., 5 mm hemispherical lens as in our EVB).
	- Up to three independent LED drivers.
	- 30 current settings from 5.6 mA to 360 mA for each LED driver.
	- Operates in direct sunlight with optional on-die 940 nm passband filter.
	- On die 940 bandpass filter that rejects unwanted visible light and IR from daylight and other sources (Si115x-AB09/AB9X).
- Ambient light sensor
	- <100 mlx resolution possible, allowing operation under dark glass.
	- Up to 128 klx dynamic range possible across two ADC range settings.
- Industry's lowest power consumption
	- 1.62 to 3.6 V supply voltage.
	- 9 μA average current (LED pulsed 24.4 μs every 800 ms at 180 mA plus 3 μA Si115x supply).
- <500 nA standby current.
- 24.4 μs LED "on" time keeps total power consumption duty cycle low without compromising performance or noise community.
- Internal and external wake support.
- Built-in voltage supply monitor and power-on reset controller.

#### **APPLICATIONS**

- Wearables
- Handsets
- Display backlighting control
- Consumer electronics

# **Table of Contents**





# <span id="page-3-0"></span>**1. Feature List**

- Proximity detector
	- From under 1 cm to 50 cm without additional lensing.
	- From under 1 cm to 200 cm with additional lensing (e.g., 5 mm hemispherical lens).
	- Up to three independent LED drivers.
	- 30 current settings from 5.6 mA to 360 mA for each LED driver.
	- Operates in direct sunlight with optional on-die 940 nm passband filter.
	- On die 940 bandpass filter that rejects unwanted visible light and IR from daylight and other sources (Si115x- AB09/ AB9X).
- Ambient light sensor
	- <100 mlx resolution possible, allowing operation under dark glass.
	- Up to 128 klx dynamic range possible across two ADC range settings.
- Industry's lowest power consumption
	- 1.62 to 3.6 V supply voltage
	- 9 μA average current (LED pulsed 24.4 μs every 800 ms at 180 mA plus 3 μA Si115x supply)
	- <500 nA standby current
	- 24.4 μs LED "on" time keeps total power consumption duty cycle low without compromising performance or noise community
	- Internal and external wake support
	- Built-in voltage supply monitor and power-on reset controller
- Trimmable internal oscillator with typical 1% accuracy
- I<sup>2</sup>C Serial communications
	- Up to 400 k data rate
	- Slave mode hardware address decoding
- Two package options:
	- 10-lead 2 x 2 x 0.65 mm DFN
	- 10-lead 2.9 x 4.9 x1.2 mm LGA module with integrated 940 nm LED
- Temperature Range: –40 to +85 °C

# <span id="page-4-0"></span>**2. Ordering Guide**



# **Table 2.1. Ordering Guide**

# <span id="page-5-0"></span>**3. Functional Description**

The Si115x is an active optical reflectance proximity detector, with ambient light sensors whose operational state is controlled through registers accessible through the I2C interface. The host can command the Si115x to initiate on-demand Ambient Light or proximity measurements. The host can also place the Si115x in an autonomous operational state where it performs measurements at set intervals and interrupts the host either after each measurement is completed or whenever the sample is larger/smaller than a set threshold value or exits/enters a set threshold window. This results in overall system power saving, allowing the host controller to operate longer in its sleep state instead of polling the Si115x.



**Figure 3.1. Functional Block Diagram**



**Figure 3.2. Si115x DFN Package Basic Application**





#### <span id="page-7-0"></span>**3.1 Ambient Light Sensing**

The Si115x has photodiodes capable of measuring visible and infrared light. However, the visible photodiode is also influenced by infrared light. The measurement of illuminance requires the same spectral response as the human eye. If an accurate lux measurement is desired, the extra IR response of the visible-light photodiode must be compensated. Therefore, to allow the host to make corrections to the infrared light's influence, the Si115x reports the infrared light measurement on a separate channel. The separate visible and IR photodiodes lend themselves to a variety of algorithmic solutions. The host can then take these two measurements and run an algorithm to derive an equivalent lux level as perceived by a human eye. Having the IR correction algorithm running in the host allows for the most flexibility in adjusting for system-dependent variables. For example, if the glass used in the system blocks visible light more than infrared light, the IR correction needs to be adjusted. Si115x parts with the bandpass 940 nm filter cannot be used for ambient light sensing.

If the host is not making any infrared corrections, the infrared measurement can be turned off in the CHAN\_LIST parameter.

By default, the measurement parameters are optimized for indoor ambient light levels, where it is possible to detect low light levels. For operation under direct sunlight, the ADC can be programmed to operate in a high signal operation so that it is possible to measure direct sunlight without overflowing.

For low-light applications, it is possible to increase the ADC integration time. Normally, the integration time is 24.4 µs. By increasing this integration time, the ADC can detect light levels as low as 100 mlx. The ADC integration time for the Visible Light Ambient measurement can be programmed independently of the ADC integration time of the Infrared Light Ambient measurement. The independent ADC parameters allow operation under glass covers having a higher transmittance to Infrared Light than Visible Light.

When operating in the lower signal range, or when the integration time is increased, it is possible to saturate the ADC when the ambient light suddenly increases. Any overflow condition will have the corresponding data registers report a value of 0xFFddFF for 16-bit mode and 0x7FFFFF for 24-bit mode. The host can adjust the ADC sensitivity to avoid an overflow condition. If the light levels return to a range within the capabilities of the ADC, the corresponding data registers begin to operate normally.

The Si115x can initiate ALS measurements either when explicitly commanded by the host or periodically through an autonomous process. Refer to Section [4. Operational Modes](#page-12-0) for additional details.

Two ADCs can be used for simultaneous readings of the visible or proximity photodiode and black dark current reference photodiode. When subtracted, these differential measurements remove dark current, reducing noise that enables lower light sensitivity.

#### **3.2 Proximity Sensing**

The Si115x has been optimized for use as either a dual-port or single-port active reflection proximity detector. Over distances of less than 50 cm, the dual-port active reflection proximity detector has significant advantages over single-port, motion-based infrared systems, which are only good for triggered events. Motion-based infrared detectors identify objects within proximity, but only if they are moving. Single-port motion-based infrared systems are ambiguous about stationary objects even if they are within the proximity field. The Si115x can reliably detect an object entering or exiting a specified proximity field, even if the object is not moving or is moving very slowly. However, beyond about 30–50 cm, even with good optical isolation, single-port signal processing may be required due to static reflections from nearby objects, such as tables, walls, etc. If motion detection is acceptable, the Si115x can achieve ranges of up to 50 cm, through a single product window.

For small objects, the drop in reflectance is as much as the fourth power of the distance. This means that there is less range ambiguity than with passive motion-based devices. For example, a sixteen fold change in an object's reflectance means only a fifty-percent drop in detection range.

The Si115x can drive up to three separate infrared LEDs. When the three infrared LEDs are placed in an L-shaped configuration, it is possible to triangulate an object within the three-dimensional proximity field. Thus, a touchless user interface can be implemented with the aid of host software.

The Si115x can initiate proximity sense measurements when explicitly commanded by the host or periodically through an autonomous process.

Whenever it is time to make a PS measurement, the Si115x makes up to six measurements, depending on what is enabled in the CHLIST parameter. Other ADC parameters for these measurements can also be modified to allow proper operation under different ambient light conditions.

The LED choice is programmable for each of these six measurements. Each measurement can select which combination of 3 LEDs are turned on and which of two LED current setting banks are used to set the LED currents. Optionally, each proximity measurement can be compared against a host-programmable threshold. With threshold settings for each PS channel, it is also possible for the Si115x to notify the host whenever the sample is larger/smaller than the threshold. In addition, a threshold window can be built by the host to trigger the interrupt whenever the sampler enters/exits the window. This reduces the number of interrupts to the host, aiding in efficient software algorithms.

The Si115x can also generate an interrupt after a complete set of proximity measurements, ignoring any threshold settings.

To support different power usage cases dynamically, the LED current of each output is independently programmable. The current can be programmed anywhere from 5.5 to 354 mA. (See [Table 8.8 Typical LED Current vs. LED Code on page 49](#page-48-0).) Therefore, the host can optimize for proximity detection performance or for power saving dynamically. This feature can be useful since it allows the host to reduce the LED current once an object has entered a proximity sphere, and the object can still be tracked at a lower current setting. Finally, the flexible current settings make it possible to control the infrared LED currents with a controlled current sink, resulting in higher precision. The ADC properties are programmable. For indoor operation, the ADC should be configured for low signal range for best reflectance sensitivity. When under high ambient conditions, the ADC should be configured for high signal level range operation.

When operating in the lower signal range, it is possible to saturate the ADC when the ambient light level is high. Any overflow condition is reported with a value of 0xFFFF for 16-bit mode and 0x7FFFFF for 24-bit mode. The host can then adjust the ADC sensitivity to avoid an overflow condition. If the light levels return to a range within the capabilities of the ADC, the corresponding data registers begin to operate normally.

The Si115x can be configured with three different sizes of proximity photodiode to enable the highest sensitivity without saturation.

Proximity detection ranges beyond 50 cm can be achieved with lensing and by selecting a longer integration time. The detection range may be increased further, even with high ambient light, by averaging multiple measurements.

The Si115x-AB09 version of the Si115x is designed with an on die 940 nm bandpass filter. It is designed to reject sunlight and to pass as much of the LED excitation energy as possible. 940 nm is selected as the operating wavelength since it corresponds to a dip in the energy of the solar spectrum.



**Figure 3.4. Typical Si115x-AB09 Filter Response Compared to the Sunlight Energy Spectrum**

#### <span id="page-9-0"></span>**3.3 Power Consumption**

The Si115x alternates between three power consumption states: Active, Suspend, and Sleep. (See the diagram below for an illustratation of each of these states.) The total power consumed by the part depends heavily on the measurement rate, measurement mode, and measurement gain for the various channels enabled. The power levels for the three modes, as well as the Active Power time per reading, are provided in this document. The Suspend time (where the A/D and PD are operating) has two parts. One is determined by the user setup and can be determined by the DECIM\_RATE and HW\_GAIN setup information in Section [7.2 Channel Specific Setup](#page-35-0) [Areas of the Parameter Table,](#page-35-0) while the other (A/D Startup time) is determined by tadstart, shown in [Table 8.2 Electrical Performance](#page-42-0) [Characteristics on page 43](#page-42-0).



**Figure 3.5. Power Consumption States During a Reading**

Every A/D conversion has three periods:

155 μs at 4.5 mA (setup time by internal controller)

48.8 μs at 525 μA (setup time by A/D)

48.8 μs \* (2HW\_GAIN[3:0]) at 525 μA (Actual A/D time that will vary with integration time)

#### <span id="page-10-0"></span>**3.4 Host Interface**

The host interface to the Si115x consists of three pins:

- SCL
- SDA
- INT

SCL and SDA are standard open-drain pins as required for I<sup>2</sup>C operation. The Si115x asserts the INT pin to interrupt the host processor. The INT pin is an open-drain output. A pull-up resistor is needed for proper operation. As an open-drain output, it can be shared with other open-drain interrupt sources in the system.

For proper operation, the Si115x is expected to fully complete its Initialization Mode prior to any activity on the I<sup>2</sup>C.

The default I2C address of the Si115x can be changed by pulling the LED pin to ground. This changes the I2C address to 0x52 (the default value is 0x53).

The INT, SCL, and SDA pins are designed so that it is possible for the Si115x to enter the Off Mode by software command without interfering with normal operation of other  $I^2C$  devices on the bus.

Conceptually, the I2C interface allows access to the Si115x internal registers.

An I<sup>2</sup>C write access always begins with a start (or restart) condition. The first byte after the start condition is the I2C address and a read-write bit. The second byte specifies the starting address of the Si115x internal register. Subsequent bytes are written to the Si115x internal register sequentially until a stop condition is encountered. An I<sup>2</sup>C write access with only two bytes is typically used to set up the Si115x internal address in preparation for an I<sup>2</sup>C read.

The I<sup>2</sup>C read access, like the I<sup>2</sup>C write access, begins with a start or restart condition. In an I<sup>2</sup>C read, the I<sup>2</sup>C master then continues to clock SCK to allow the Si115x to drive the I<sup>2</sup>C with the internal register contents. The Si115x also supports burst reads and burst writes. The burst read is useful in collecting contiguous, sequential registers. The Si115x register map was designed to optimize for burst reads for interrupt handlers, and the burst writes are designed to facilitate rapid programming of commonly used fields, such as thresholds registers.

The internal register address is a six-bit (bit 5 to bit 0) plus an Auto increment Disable (on bit 6). The Auto increment Disable is turned off by default. Disabling the auto incrementing feature allows the host to poll any single internal register repeatedly without having to keep updating the Si115x internal address every time the register is read.

It is recommended that the host should read performance measurements (in the I<sup>2</sup>C Register Map) when the Si115x asserts INT. Although the host can read any of the Si115x's I<sup>2</sup>C registers at any time, care must be taken when reading 2-byte measurements outside the context of an interrupt handler. The host could be reading part of the 2-byte measurement when the internal sequencer is updating that same measurement coincidentally. When this happens, the host could be reading a hybrid 2-byte quantity whose high byte and low byte are parts of different samples. If the host must read these 2-byte registers outside the context of an interrupt handler, the host should "double-check" a measurement if the measurement deviates significantly from a previous reading.

| SCL                                                                                       |                                                                              |                 |                     |   |                              |   |                                                 |             |             |                   |                |             |          |             |
|-------------------------------------------------------------------------------------------|------------------------------------------------------------------------------|-----------------|---------------------|---|------------------------------|---|-------------------------------------------------|-------------|-------------|-------------------|----------------|-------------|----------|-------------|
| SDA                                                                                       |                                                                              | SLA6            | $SIA5-0$            |   | <b>R/W</b>                   |   |                                                 |             | D7          | $\overline{06-0}$ |                |             |          |             |
|                                                                                           | <b>START</b>                                                                 |                 | Slave Address + R/W |   |                              |   | <b>ACK</b>                                      |             |             | Data Byte         |                | <b>NACK</b> |          | <b>STOP</b> |
|                                                                                           |                                                                              |                 |                     |   |                              |   | Figure 3.6. I <sup>2</sup> C Bit Timing Diagram |             |             |                   |                |             |          |             |
| <b>REG ADDRESS</b><br><b>SLAVE ID</b><br><b>DATA</b><br>$\bf{0}$<br>А<br>Α<br>A<br>P<br>s |                                                                              |                 |                     |   |                              |   |                                                 |             |             |                   |                |             |          |             |
|                                                                                           |                                                                              |                 |                     |   |                              |   | Figure 3.7. Host Interface Single Write         |             |             |                   |                |             |          |             |
|                                                                                           | <b>SLAVE ID</b><br><b>STOP</b><br>S<br><b>DATA</b><br>N<br>$\mathbf{1}$<br>Α |                 |                     |   |                              |   |                                                 |             |             |                   |                |             |          |             |
|                                                                                           |                                                                              |                 |                     |   |                              |   | Figure 3.8. Host Interface Single Read          |             |             |                   |                |             |          |             |
|                                                                                           | S                                                                            | <b>SLAVE ID</b> | $\bf{0}$<br>A       |   | <b>REG ADDRESS</b>           | Α | <b>DATA</b>                                     | A           | <b>DATA</b> | A                 | <b>DATA</b>    | Α           | P        |             |
|                                                                                           |                                                                              |                 |                     |   |                              |   | Figure 3.9. Host Interface Burst Write          |             |             |                   |                |             |          |             |
|                                                                                           | <b>SLAVE ID</b><br>$\bf{0}$                                                  | A               | <b>REG ADDRESS</b>  | Α | <b>SLAVE ID</b><br><b>Sr</b> |   | А<br>1                                          | <b>DATA</b> | A           | <b>DATA</b>       | $\overline{A}$ | <b>DATA</b> | <b>N</b> | <b>STOP</b> |
|                                                                                           |                                                                              |                 |                     |   |                              |   | Figure 3.10. Host Interface Burst Read          |             |             |                   |                |             |          |             |
|                                                                                           |                                                                              |                 |                     |   | 7 6                          |   | 5:0                                             |             |             |                   |                |             |          |             |

0 Al 6 bit address 0x00 to 0x3F

**Figure 3.11. Si115x REG ADDRESS Format**

The following notes apply for the figures above:

- 1. Gray boxes are driven by the host to the Si115x.
- 2. White boxes are driven by the Si115x.
- 3. A = ACK or "acknowledge".
- 4. N = NACK or "no acknowledge".
- 5. S = START condition.
- 6. Sr = repeat START condition.
- 7. P = STOP condition.
- 8. AI = Disable Auto Increment when set.

# <span id="page-12-0"></span>**4. Operational Modes**

The Si115x can be in one of many operational modes at any time. It is important to consider the operation mode, since the mode has an impact on the overall power consumption of the Si115x. The various modes are:

- Off Mode
- Initialization Mode
- Standby Mode
- Forced Conversion Mode
- Autonomous Mode

#### **4.1 Off Mode**

The Si115x is in the Off Mode when  $V_{DD}$  is either not connected to a power supply or if the  $V_{DD}$  voltage is below the stated VDD\_OFF voltage described in the electrical specifications. As long as the parameters stated in [Table 8.7 Absolute Maximum Ratings on page](#page-47-0) [48](#page-47-0) are not violated, no current will flow through the Si115x. In the Off Mode, the Si115x SCL and SDA pins do not interfere with other I<sup>2</sup>C devices on the bus. Ensure that none of the pins have a voltage larger than the voltage on the VDD pin. If V<sub>DD</sub> is grounded, for example, then current flows from system power to system ground through the SCL, SDA, and INT pull-up resistors and the ESD protection devices. Allowing  $V_{DD}$  to be less than VDD\_OFF is intended to serve as a hardware method of resetting the Si115x without a dedicated reset pin.

The Si115x can also re-enter the Off Mode upon receipt of a software reset sequence. Upon entering Off Mode, the Si115x proceeds directly from the Off Mode to the Initialization Mode.

#### **4.2 Initialization Mode**

When power is applied to  $V_{DD}$  and is greater than the minimum  $V_{DD}$  Supply Voltage stated in the electrical specification table, the Si115x enters its Initialization Mode. In the Initialization Mode, the Si115x performs its initial startup sequence. Since the I<sup>2</sup>C may not yet be active, it is recommended that no I<sup>2</sup>C activity occur during this brief Initialization Mode period. The "Start-up time" specification in the electrical specification table is the minimum recommended time the host needs to wait before sending any I<sup>2</sup>C accesses following a power-up sequence. After Initialization Mode has completed, the Si115x enters Standby Mode. During the Initialization mode, the I<sup>2</sup>C address selection is made according to whether LED2 is pulled up or down.

#### **4.3 Standby Mode**

The Si115x spends most of its time in Standby Mode. After the Si115x completes the Initialization Mode sequence, it enters Standby Mode. While in Standby Mode, the Si115x does not perform any Ambient Light measurements or Proximity Detection functions. However, the  $12C$  interface is active and ready to accept reads and writes to the Si115x registers. The internal Digital Sequence Controller is in its sleep state and does not draw much power. In addition, the INT output retains its state until it is cleared by the host.

<sup>12</sup>C accesses do not necessarily cause the Si115x to exit the Standby Mode. For example, reading Si115x registers is accomplished without needing the Digital Sequence Controller to wake from its sleep state.

#### **4.4 Forced Conversion Mode**

The Si115x can operate in Forced Conversion Mode under the specific command of the host processor. The Forced Conversion Mode is entered when the FORCE command is sent. Upon completion of the conversion, the Si115x can generate an interrupt to the host if the corresponding interrupt is enabled. It is possible to initiate both a proximity and ALS measurement.

#### **4.5 Automated Operation Mode**

The Si115x can be placed in the Autonomous Operation Mode where measurements are performed automatically without requiring an explicit host command for every measurement. The START command is used to place the Si115x in the Autonomous Operation Mode.

The Si115x updates the  $12C$  registers for proximity and ALS automatically. The host can also choose to be notified when these new measurements are available by enabling interrupts. The conversion frequency for autonomous operation is set up by the host prior to the START command.

The Si115x can also interrupt the host when the proximity or ALS measurement reach a pre-set threshold. For detailed threshold-based interrupt usage, see Section [6.4 Interrupt Operation.](#page-30-0) To assist in the handling of interrupts the registers are arranged so that the interrupt handler can perform an I<sup>2</sup>C burst read operation to read the necessary registers, beginning with the interrupt status register, and cycle through the various output registers.

# <span id="page-13-0"></span>**5. User to Sensor Communication**

# **5.1 Basic I2C Operation**

<sup>12</sup>C operation is dependent on serial <sup>12</sup>C reads and writes to an addressable bank of memory referred to as <sup>12</sup>C space. The diagram below outlines the registers used, some functionality and the direction of data flow. The I<sup>2</sup>C address is initially fixed but can be programmed to a new value. This new value is volatile and reverts to the old value on hardware or software reset. Only 7-bit I<sup>2</sup>C addressing is supported; 10-bit I<sup>2</sup>C addressing is not supported. The Si115x responds to the I<sup>2</sup>C address of 0x53 or to an alternate address of 0x52.



**Figure 5.1. I2C Interface Block Diagram**

#### <span id="page-14-0"></span>**5.2 Relationship Between I2C Registers and Parameter Table**

Note that most of the Si115x configuration is accomplished through 'Parameters'. The Si115x has an internal MCU with SRAM. The Parameters are stored in the Si115x Internal MCU SRAM. The I<sup>2</sup>C Registers can be viewed as mailbox registers that form an interface between the host and the internal MCU. The figure below shows the relationship between some of the key interface registers to the internal Parameters managed by the internal MCU.

- $\cdot$  The I<sup>2</sup>C registers are directly accessible by the host.
- The parameter table is:
	- Accessible indirectly via the command register (and others).
	- Used during setup to fix the operating modes of the Si115x.
	- 0x2C bytes long and is read and written indirectly, one bye at a time, via the command register.

The data stored in the parameter table is volatile and is lost when the part is powered down or software reset command is sent to the part via the  $I^2C$  part.

# **I2C Registers Directly Accessible by Host**





# **Sensor Parameter Table. Indirectly Accessible by Host**

|  | Parameter |                             |  |  |  |  |  |  |  |
|--|-----------|-----------------------------|--|--|--|--|--|--|--|
|  | Address   | <b>NAME</b>                 |  |  |  |  |  |  |  |
|  | 0x00      | <b>I2C ADDR</b>             |  |  |  |  |  |  |  |
|  | 0x01      | CHAN LIST                   |  |  |  |  |  |  |  |
|  | 0x02      | ADCCONFIG0                  |  |  |  |  |  |  |  |
|  | 0x03      | ADCSENS0                    |  |  |  |  |  |  |  |
|  | 0x04      | ADCPOST0                    |  |  |  |  |  |  |  |
|  | 0x05      | MEASCONFIG0                 |  |  |  |  |  |  |  |
|  | 0x06      | ADCCONFIG1                  |  |  |  |  |  |  |  |
|  | 0x07      | ADCSENS1                    |  |  |  |  |  |  |  |
|  | 0x08      | ADCPOST1                    |  |  |  |  |  |  |  |
|  | 0x09      | MEASCONFIG1                 |  |  |  |  |  |  |  |
|  | 0x0A      | ADCCONFIG2                  |  |  |  |  |  |  |  |
|  | 0x0B      | ADCSENS2                    |  |  |  |  |  |  |  |
|  | 0x0C      | ADCPOST2                    |  |  |  |  |  |  |  |
|  | 0x0D      | MEASCONFIG2                 |  |  |  |  |  |  |  |
|  | 0x0E      | ADCCONFIG3                  |  |  |  |  |  |  |  |
|  | 0x0F      | ADCSENS3                    |  |  |  |  |  |  |  |
|  | 0x10      | ADCPOST3                    |  |  |  |  |  |  |  |
|  | 0x11      | MEASCONFIG3                 |  |  |  |  |  |  |  |
|  | 0x12      | ADCCONFIG4                  |  |  |  |  |  |  |  |
|  | 0x13      | ADCSENS4                    |  |  |  |  |  |  |  |
|  | 0x14      | ADCPOST4                    |  |  |  |  |  |  |  |
|  | 0x15      | MEASCONFIG4                 |  |  |  |  |  |  |  |
|  | 0x16      | ADCCONFIG5                  |  |  |  |  |  |  |  |
|  | 0x17      | ADCSENS5                    |  |  |  |  |  |  |  |
|  | 0x18      | ADCPOST5                    |  |  |  |  |  |  |  |
|  | 0x19      | MEASCONFIG5                 |  |  |  |  |  |  |  |
|  | 0x1A      | MEASRATE H                  |  |  |  |  |  |  |  |
|  | 0x1B      | <b>MEASRATE</b><br>L        |  |  |  |  |  |  |  |
|  | 0x1C      | MEASCOUNT0                  |  |  |  |  |  |  |  |
|  | 0x1D      | MEASCOUNT1                  |  |  |  |  |  |  |  |
|  | 0x1E      | <b>MEASCOUNT2</b>           |  |  |  |  |  |  |  |
|  | 0x1F      | LED1 A                      |  |  |  |  |  |  |  |
|  | 0x20      | LED1 B                      |  |  |  |  |  |  |  |
|  | 0x21      | LED3 A                      |  |  |  |  |  |  |  |
|  | 0x22      | LED3<br>B                   |  |  |  |  |  |  |  |
|  | 0x23      | LED <sub>2</sub><br>Ā       |  |  |  |  |  |  |  |
|  | 0x24      | LED2 B                      |  |  |  |  |  |  |  |
|  | 0x25      | THRESHOLD0 H                |  |  |  |  |  |  |  |
|  | 0x26      | THRESHOLD0 L                |  |  |  |  |  |  |  |
|  | 0x27      | THRESHOLD1 H                |  |  |  |  |  |  |  |
|  | 0x28      | THRESHOLD1 L                |  |  |  |  |  |  |  |
|  | 0x29      | <b>UPPER THRESHOLD H</b>    |  |  |  |  |  |  |  |
|  | 0x2A      | <b>UPPER THRESHOLD L</b>    |  |  |  |  |  |  |  |
|  | 0x2B      | <b>BURST</b>                |  |  |  |  |  |  |  |
|  | 0x2C      | LOWER THRESHOLD H           |  |  |  |  |  |  |  |
|  | 0x2D      | <b>LOWER THRESHOLD</b><br>L |  |  |  |  |  |  |  |
|  |           |                             |  |  |  |  |  |  |  |

**Figure 5.2. Accessing Parameters through I2C Registers**

#### <span id="page-16-0"></span>**5.3 I2C Command Register Operation**

Writing the codes shown below in the command summary table signals the sensor to undertake one of several complex operations.

These operations take time and all commands should be followed by a read of the RESPONSE0 register to confirm the operation is complete by examining the counter and to check for an error in the error bit. The error bit is set in the RESPONSE0 register's command counter if there is an error in the previous command (e.g., attempt to write to an illegal address beyond the parameter table, or a channel and /or burst configuration that exceeds the size of the output field (26 bytes)). If there is no such error, then the counter portion of the command counter will be incremented.

The RESPONSE 0 register should be read after every command to determine completion and to check for an error. If an error is found, which should not happen except for a host SW bug, the host should clear the error with a RESET command or a RESET\_CMD\_CTR command.

One operating option is to do a RESET\_CMD\_CTR command before every command.

Two of the commands imply another I<sup>2</sup>C register contains an argument.

- STORE NEW\_I2C ADDR command implies a new address has been loaded in the parameter table location I2CID PARAMETER.
- PARAM SET command implies a byte has been stuffed into INPUT0 register.
- The three CHAN\_LIST commands imply the CHAN\_LIST location in the parameter table has been configured. A valid CHAN\_LIST implies other configuration areas in the parameter table are correctly setup as well.

Two of the commands result in another I<sup>2</sup>C register containing return arguments (aside from incrementing RESPONSE0).

- PARAM\_SET results in the write data being copied in to I2C RESPONSE1 register.
- PARAM\_QUERY results in read data in the I2C RESPONSE1 register.

#### **Table 5.1. Command Summary**



**Notes:**

1. The successful completion of all commands except RESET\_CMD\_CTR and RESET\_SW causes an increment of the CMD\_CTR field of the RESPONSE0 register (bits [3:0].

2. Resets RESPONSE0 CMMND\_CTR field to 0.

3. Forces a Reset, Resets RESPONSE0 CMMND\_CTR field to 0xXXX01111.

4. Uses CHAN\_LIST in Parameter Space.

5. "xxxxxx" is a 6-bit Address Field (64 bytes).

#### <span id="page-18-0"></span>**5.3.1 Accessing the Parameter Table (PARAM\_QUERY & PARAM\_SET Commands)**

The parameter table is written to by writing the INPUT\_0 I2C register and the PARAM\_SET command byte to the Command I<sup>2</sup>C register. The format of the PARAM\_SET word is such that the 6 LSBits contain the location of the target byte in the parameter table.

**Example:** To transfer 0xA5 to parameter table location 0b010101.

Read RESPONSE0 (address 0x11) and store the CMMND CTR field.

Write 0xA5 to INPUT0 (address 0x0A).

Write 0b10010101 to COMMAND (address 0x0B).

Read RESPONSE0 (address 0x11) and check if the CMMND\_CTR field incremented.

If there is no increment or error, repeat the "read the RESPONSE0" step until the CMMND\_CTR has incremented. If there is an error send a RESET or a RESET\_CMD\_CTR command.

The two write commands (to INPUT0 and COMMAND) can be in the same  $l^2C$  transaction.

**Example:** To read data from the parameter table location 0b010101.

Read the RESPONSE0 (address 0x11) and store the CMMND CTR field.

Write 0b01010101 to the COMMAND (address 0x0B).

Read RESPONSE0 (address 0x11) and check if the CMMND CTR field incremented.

If there is no increment or error, repeat the "read RESPONSE0" step until the CMMND\_CTR has incremented.

Read RESPONSE1 (address 0x10) this gives the read result. If there is an error send RESET or a RESET CMD CTR command.

The last two read commands (from RESPONSE0 and RESPONSE1) should not be in the same  $1<sup>2</sup>C$  transaction.

#### **5.3.2 Sensor Operation Initiation Commands**

The FORCE, PAUSE, and START commands make use of the information in CHAN\_LIST. Configure CHAN\_LIST prior to using any of these commands.

#### **5.3.3 RESET\_CMD\_CTR Command**

Resets RESPONSE0 CMMND\_CTR field and does nothing else.

#### **5.3.4 RESET Command**

Resets the sensor and puts it into the same state as when powering up. The parameter table and all I<sup>2</sup>C registers are reset to their default values.

# <span id="page-19-0"></span>**5.4 I2C Register Summary**

The content of the three MSBits of Response0 after reset will depend on the running state (see the Response0 write up).

# **Table 5.2. I2C Registers**



# **5.4.1 PART\_ID**

**I2C Address = 0x00;**

Contains Part ID, e.g., 0x53 for Si115x.

# <span id="page-20-0"></span>**5.4.2 HW\_ID**

# **I2C Address = 0x01;**

Contains the Hardware information.

BITS4:0 = Filter, LED & Module code

BITS7:5 = Silicon HW rev (Steps with silicon mask change)



# **5.4.3 REV\_ID**

### **I2C Address = 0x02;**

Contains the product revision, in a 0xMN format where "M" is the major rev and "N" the minor rev.

### **Table 5.3.**



# **5.4.4 INFO0**

### **I2C Address = 3;**

Contains 0 after a hard reset or a RESET Command.

## **5.4.5 INFO1**

### **I2C Address = 4;**

Contains 0 after a hard reset or a RESET Command.

# <span id="page-21-0"></span>**5.4.6 HOSTIN0**





Contain 0 after a hard reset or a RESET Command.

#### **5.4.7 COMMAND**

#### **I2C Address = 0x0B;**

Contains 0 after a hard reset or a RESET Command.

### **5.4.8 IRQENABLE**

### **I2C Address = 0x0F;**

Contains 0 after a hard reset or a RESET Command.

### **5.4.9 RESPONSE1**

#### **I2C Address = 0x10;**





### <span id="page-22-0"></span>**5.4.10 RESPONSE0**

### **I2C Address = 0x11;**





The RESPONSE0 register will show "RUNNING" immediately after reset and then "SLEEP" after initialization is complete.

# <span id="page-23-0"></span>**5.4.11 IRQ\_STATUS**

# **I2C Address = 0x12;**





# **5.4.12 HOSTOUTx**

This section covers the twenty-six I2C Host Output Registers. These registers are the output of the sensor and input to the host.





# <span id="page-24-0"></span>**6. Measurement: Principle of Operation**

Operation is based on the concept of channels. Channels are essentially tasks that have been setup by the user.

To setup these channels, the channel specific areas of the parameter table need to be loaded with the correct information as well as the global area of this table.

The channels' specific areas are described below, including:

- ADC gain
- The photodiode selected
- The counter selected to time
- How often to make a measurement
- The format of the output (16 vs. 24 bits)
- And other areas

The global area includes global information that affects all tasks, such as:

- The list of channels that are enabled.
- The setup of the two counters that can be used by the channels.
- The two light thresholds that can be selected from by the channels.
- The setup of the threshold window that can be used by the channels.

The list of channels, CHAN\_LIST, in the global area determines what operations are run and how the results are packed in the output fields.

The packing of the result data in the output fields is totally determined by the enabled channels as they are packed sequentially from the lowest enabled channel to the highest in the output field (I2C space- HOSTOUT0 to HOSTOUT25). The amount of space used by each channel is determined by the 16 vs. 24 bit selection made in the channel setup.

Although space in the output buffer is reserved by the CHAN\_LIST, the data validity is determined by the IRQ\_STATUS register in Autonomous Mode and by elapsed time in Forced Mode. In Burst Mode, a subset of Autonomous Mode, all the expected data is valid.

#### **6.1 Output Field Utilization**

In all modes, the CHAN LIST configuration determines how the data is stacked in the 26 byte output field. It is done on a first-come first-served basis, with the enabled lower channels taking up the lower addresses. When burst is enabled, the channel arrangement is just repeated to higher and higher addresses. See the example below.





**Packing of of these four channels in the output table is determined by the four enabled channels in the CHANNEL list above. This is independent of the IRQ\_ENABLE and IRQ\_STATUS**

**Figure 6.1. Output Table Data Packing**

#### <span id="page-26-0"></span>**6.2 Autonomous and Forced Modes**

In Autonomous Mode, the user uses the timer fields in both the global and channels specific areas in order to set up the timing for repeated measurements. The user then sends the command to start these autonomous measurements repeatedly. When each channel's timer is tripped, the measurement for that channel is started. When the channel measurement completes, it is signaled by the IRQ\_STATUS bits and by an interrupt (if the interrupt is enabled). After that signal, the sensor restarts the channel timer and waits for it to trip and signal the next measurement. The host must read the data before the next reading is generated, or risk losing the reading or getting garbage data to sample smearing (reading data in the midst of it changing).

In Forced Mode, all measurements enabled in the CHAN\_LIST start as a result of a FORCE command and are only done once. If there are multiple channels enabled, then the measurements are done back-to-back starting with the lower number channel.The completion signaling is the same as for autonomous, the IRQ\_STATUS and interrupt if it is enabled. The logical difference is that all the enabled channels are always shown as simultaneously ready in the IRQ\_STATUS, whereas in Autonomous Mode this is not true. FORCE command only works on measurements which do not have a measurement counter selected in MEASCONFIGx.



I2C Register 12C





**Figure 6.2. IRQ\_STATUS Shows Which Output Fields Have Valid Data**

#### <span id="page-28-0"></span>**6.3 Burst Mode**

Burst Mode is always used in Autonomous Mode.

The Burst Mode is enabled by the BURST register's bit 7. The burst register is in the global area of the parameter table. Bits 6:0 of the register define the number of readings to be made.

All channels set up in the CHAN\_LIST operate in this mode and they operate in unison governed by the MEASRATE register in the parameter table. The individual channel MEASCONFIGx.COUNTER\_INDEX [1:0] value is ignored.

The burst is started by the START command and may be paused by the PAUSE command. All measurements enabled in the CHAN\_LIST are done as a quick set then repeated after the delay determined by the MEASRATE register. The number of repeats are set by the BURST register.

The measurements called for by the enabled channels are done without an intervening delay, starting with the lower number channel and ending with the highest channel number.

The burst will proceed until it is complete or until the output buffer is full, after which an interrupt may be generated if enabled and the IRQ\_STATUS bit(s) associated with all the channels in the CHAN\_LIST will be set. The user has the time period until the next set of reads are finished to read back the data in the output field.

The output data will be stacked in the 26 bytes output data field and will be sequential. For example, if the CHAN\_LIST enables channels X, Y, and Z, then the data will be found in the output buffer as multiple sets: X1, Y1, Z1, X2, Y2, Z2... The fields X, Y, and Z are packed efficiently and are not necessarily the same length since they can be a mix of 16 and 24 bit values.





**Since The CHAN\_LIST shows 4 active channels we see two sets of readings stacked one after another.**



**In burst mode the I2C HOSTOUT locations are updated simultaneously when the burst is done. Only then will the IRQ\_STATUS field be updates and an int generated (if the correct IRQ\_ENABLE bit(s) is set).**

**Figure 6.3. Burst Mode Example of Two Sets of Readings**

**Set 1**

**Set 1**

#### <span id="page-30-0"></span>**6.4 Interrupt Operation**

The INT output pin is asserted by the sensor when an enabled channel in the CHAN\_LIST (which has the corresponding bit in the RESET register) has finished. In Burst Mode, the interrupt is delayed until the number of readings is reached or the buffer is full.

When the host reads the IRQ STATUS register to learn which source generated the interrupt, the IRQ STATUS register is cleared automatically.

The most efficient method of extracting measurements from the Si115x is an I<sup>2</sup>C Burst Read beginning at the IRQ\_STATUS register.

The Si115x supports three different interrupt modes:

- Mode 1: Interrupt on every sample.
- Mode 2. Interrupt whenever the sample is larger/smaller than a set threshold.
- Mode 3. Interrupt whenever the sample enters/exits the set threshold window.

Here are the instructions on how the host should configure the sensor to operate with different interrupt modes for each channel.

- Mode 1: Set THRESH\_EN field in ADCPOSTx registers to 0.
- Mode 2: Set THRESH\_EN field in ADCPOSTx registers to 1 or 2. Set THRESHOLD0 or THRESHOLD1 registers to the value of the interrupt level. Use THRESH\_POL bit in ADCPOSTx registers to control the polarity.
- Mode 3: Set THRESH\_EN field in ADCPOSTx registers to 3. Set UPPER\_THRESHOLD and LOWER\_THRESHOLD registers to the value of the threshold window's upper and lower bound. Use THRESH\_POL bit in ADCPOSTx registers to control the polarity.

**Note:** The threshold based interrupt is only available in 16-bit output mode. Do NOT set 24-bit mode when using the threshold

#### **6.5 Timing of Channel Measurements**

The timing of measurements has two aspects:

- 1. The length of time to take a measurement.
- 2. How frequently the measurement is taken.

The amount of time to take the measurement is controlled by factors like HW\_GAIN (which is really the integration time), SW\_GAIN, and the decimation rate setting.

**Note:** Each measurement is composed of two measurement times.

In an ALS measurement, two measurements are always taken and added together. In a proximity measurement, two measurements are always taken, one without the LED light and one with the LED light. The difference is then created by subtraction. See the timing diagram below for an example of ALS and proximity measurement timing.



#### **CHANNEL 1 Setup**



#### **CHANNEL 3 Setup**





**Figure 6.4. Example of Measurement Timing**

# <span id="page-32-0"></span>**7. Parameter Table**







#### <span id="page-34-0"></span>**7.1 Global Area of the Parameter Table**

The Global Area represents resources that are shared among the six channels. See the next section for specific channel properties, and for channel-specific parameter setup.



# **Table 7.2. Global Area of the Parameter Table**

#### <span id="page-35-0"></span>**7.2 Channel Specific Setup Areas of the Parameter Table**

Below is the summary of the four-byte channel-specific area in the parameter table. There are six copies in the table corresponding to up to six tasks/channels assigned to the sensor. They are located between addresses 0x02 and 0x18 hex.

# **Table 7.3. Channel Specific Setup Areas of the Parameter Table**



The following figure illustrates how to use the channel-specific registers in the parameter table above.



#### **Figure 7.1. THRESH\_EN, COUNTER\_INDEX Fields in Each Channel Specific Register Area Points to Global Area Register THRESHOLDx and MEASCOUNTx (Respectively)**

**Note:** In the figure above, the counter selected (1, 2, or 3) defines the number of 800 µs periods to have between readings when the channel runs. The threshold selected defines the threshold used.

# <span id="page-37-0"></span>**7.2.1 ADCCONFIGx**





# <span id="page-38-0"></span>**7.2.2 ADCSENSx**





# <span id="page-39-0"></span>**7.2.3 ADCPOSTx**





# <span id="page-40-0"></span>**7.2.4 MEASCONFIGx**





1. This is only available in Si1152 and Si1153.

2. This is only available in Si1153.

# <span id="page-41-0"></span>**7.3 Photodiode Selection**

The ADCCONFIGx.ADCMUX [4:0] Register controls the photodiode selection.



Photodiodes: 324 um x 324 um



# <span id="page-42-0"></span>**8. Electrical Specifications**



# **Table 8.1. Recommended Operating Conditions**

# **Table 8.2. Electrical Performance Characteristics**



<span id="page-43-0"></span>

1. Unless specifically stated in the Condition column, electrical data assumes ambient light levels < 1 klx.

2. Guaranteed by design and characterization.



# **Table 8.3. Optical Performance Characteristics: Si115x-AB00**



# **Table 8.4. Optical Performance Characteristics: Si115x-AB09**



# **Table 8.5. I2C Timing Specifications**

<span id="page-47-0"></span>

# **Table 8.6. LED Optical Characteristics**

# **Table 8.7. Absolute Maximum Ratings**



<span id="page-48-0"></span>

# **Table 8.8. Typical LED Current vs. LED Code**

1. At trim bit  $= 0$ .



**Figure 8.1. Typical LED Currents as a Function of LED Code and the Trim Bit**

**Note:** In the figure above, the LED configuration happens in the Global Area registers, LED[1,2,3]\_[A,B], and in the MEASCONFIGx register of the channel-specific registers.





**Note:** The above graph is created under the following conditions: (LED I = 16.6 mA, t = 24.4 μs, Range = low). Grey 18% reflector. Dual Section photodiode. LED beam ½ power is at ±30 °C. Output is 5 mW total.



**Figure 8.3. Si115x-AB9X LED Radiant Intensity vs. Angle (Indicative)**



**Figure 8.4. Si115x-AB9X LED Radiant Intensity vs. Forward Current (Indicative)**



**Figure 8.5. Si115x-AB00 Shallow and Deep Photodiode Spectral Response (Indicative)**



**Figure 8.6. Typical Angular Sensitivity of the Photodiodes (%)**

# <span id="page-52-0"></span>**9. Pin Descriptions**

# **9.1 DFN Pin Description**



**Figure 9.1. 10-Pin DFN**





# <span id="page-53-0"></span>**9.2 Module Pin Description**



**Figure 9.2. 2.85 x 4.9 mm QFN**





# <span id="page-54-0"></span>**10. Package Outline**

### **10.1 10-Pin 2x2 mm DFN**

DFN Package Diagram Dimensions illustrates the package details for the Si115x DFN package lists the values for the dimensions shown in the illustration.



**Figure 10.1. DFN Package Diagram Dimensions**





2. Dimensioning and Tolerance per ANSI Y14.5M-1994.

#### <span id="page-55-0"></span>**10.2 10-Pin LGA Module**

The figure below illustrates the package details for the Si115x LGA package while the table lists the values for the dimensions shown in the illustration.



**Figure 10.2. LGA Package Diagram Dimensions**



## **Table 10.2. 10-Pin LGA Module Package Diagram Dimensions**

#### **Notes:**

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and tolerancing per ANSI Y14.5M-1994.

3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# <span id="page-57-0"></span>**11. Land Patterns**

#### **11.1 2x2 mm DFN Land Pattern**

See the figure and table below for the suggested 2 x 2 mm DFN PCB land pattern.



**Figure 11.1. 2 x 2 mm DFN PCB Land Pattern**

#### **Table 11.1. Land Pattern Dimensions**



# **Notes:**

# **General**

- 1.All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### **Solder Mask Design**

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 mm minimum, all the way around the pad.

### **Stencil Design**

- 5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125 mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1 for all pads.

#### **Card Assembly**

- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020D specification for Small Body Components.

# <span id="page-58-0"></span>**11.2 10-Pin LGA Module**





#### **Table 11.2. Land Pattern Dimensions**



# **Notes:**

#### **General**

- 1.All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### **Solder Mask Design**

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 mm minimum, all the way around the pad.

#### **Stencil Design**

- 5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125 mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1 for all pads.

#### **Card Assembly**

- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020D specification for Small Body Components.

# <span id="page-59-0"></span>**12. Revision History**

#### **Revision 1.3**

January, 2019

• Updated data sheet to include content for Si1151 and Si1152.

### **Revision 1.2**

September, 2018

- Added interrupt modes to use threshold window.
- Updated the parameter table to the latest firmware.

# **Revision 1.1**

October 5, 2017

• Added OPN Si1153-AA09-AMR.

#### **Revision 1.0**

September 29, 2016

- Updated Register in [Table 8.2 Electrical Performance Characteristics on page 43](#page-42-0) from Reset to IRQENABLE.
- Swapped position on LED2\_EN and LED\_3 EN.
- Added Max VLED voltage to 5.5 V.

#### **Revision 0.9**

December 4, 2015

• Initial release.