

Si53154

PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 QUAD **FANOUT BUFFER**

Features

- PCI-Express Gen 1, Gen 2, Gen 3, Four PCI-Express buffered clock and Gen 4 common clock compliant
- Supports Serial ATA (SATA) at 100 MHz
- 100-210 MHz operation
- Low power, push pull, differential output buffers
- Internal termination for maximum integration
- Dedicated output enable pin for each output

Applications

- Network attached storage
- Multi-function printers
- Wireless access point
- Routers

Description

The Si53154 is a spread spectrum tolerant PCIe clock buffer that can source four PCIe clocks simultaneously. The device has four hardware output enable control inputs for enabling the respective differential outputs on the fly. The device also features output enable control through I^2C communication. I^2C programmability is also available to dynamically control skew, edge rate and amplitude on the true, compliment, or both differential signals on the clock outputs. This control feature enables optimal signal integrity as well as optimal EMI signature on the clock outputs. Measuring PCIe clock jitter is quick and easy with the Skyworks Solutions PCIe Clock Jitter Tool. Download it for free at https://www.skyworksinc.com/en/application-pages/pci-express-learning-center.

Functional Block Diagram



- outputs
- Clock input spread tolerable Supports LVDS outputs
- I²C support with readback capabilities
- Extended temperature: –40 to 85 °C
- 3.3 V power supply
- 24-pin QFN package





Patents pending

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.3 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 3, 2021

2 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.3 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 3, 2021

TABLE OF CONTENTS

Section

Page

1. Electrical Specifications	4
2. Functional Description	7
2.1. OE Pin Definition	7
2.2. OE Assertion	7
2.3. OE Deassertion	7
3. Test and Measurement Setup	8
4. Control Registers	0
4.1. I2C Interface	0
4.2. Data Protocol	0
5. Pin Descriptions: 24-Pin QFN	5
6. Ordering Guide	7
7. Package Outline	8
8. Land Pattern	9
Document Change List	1

1. Electrical Specifications

Table 1. DC Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
3.3 V Operating Voltage	VDD core	3.3 ± 5%	3.135	—	3.465	V
3.3 V Input High Voltage	V _{IH}	Control input pins	2.0	_	V _{DD} + 0.3	V
3.3 V Input Low Voltage	V _{IL}	Control input pins	$V_{SS} - 0.3$	_	0.8	V
Input High Voltage	V _{IHI2C}	SDATA, SCLK	2.2	_	-	V
Input Low Voltage	V _{ILI2C}	SDATA, SCLK	—	—	1.0	V
Input High Leakage Current	IIH	Except internal pull-down resistors, 0 < V _{IN} < V _{DD}		_	5	μA
Input Low Leakage Current	IIL	Except internal pull-up resistors, 0 < V _{IN} < V _{DD}	-5	—		μA
3.3 V Output High Voltage (Single-Ended Outputs)	V _{OH}	I _{OH} = -1 mA	2.4	—	—	V
3.3 V Output Low Voltage (Single-Ended Outputs)	V _{OL}	I _{OL} = 1 mA	_	_	0.4	V
High-impedance Output Current	I _{OZ}		-10	_	10	μA
Input Pin Capacitance	C _{IN}		1.5	—	5	pF
Output Pin Capacitance	C _{OUT}		_	—	6	pF
Pin Inductance	L _{IN}		—	—	7	nH
Dynamic Supply Current in Fanout Mode	I _{DD_3.3V}	Differential clocks with 5" traces and 2 pF load, frequency at 100 MHz	_	_	35	mA

⁴ Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.3 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 3, 2021

Table 2	2. AC	Electrical	Specifications
---------	-------	------------	----------------

Parameter	Symbol	Condition	Min	Тур	Max	Unit
DIFFIN at 0.7 V				1	I	1
Input Frequency Range	f _{in}		100	_	210	MHz
Rising and Falling Slew Rates for Each Clock Output Signal in a Given Differential Pair	T _R / T _F	Single ended measurement: V _{OL} = 0.175 to V _{OH} = 0.525 V (Averaged)	0.6	—	4	V/ns
Differential Input High Voltage	V _{IH}		150	_	_	mV
Differential Input Low Voltage	V _{IL}		_	_	-150	mV
Crossing Point Voltage at 0.7 V Swing	V _{OX}	Single-ended measurement	250	_	550	mV
Vcross Variation over all Edges	ΔV _{OX}	Single-ended measurement	_		140	mV
Differential Ringback Voltage	V _{RB}		-100	<u> </u>	100	mV
Time before Ringback Allowed	T _{STABLE}		500		_	ps
Absolute Maximum Input Voltage	V _{MAX}				1.15	V
Absolute Minimum Input Voltage	V _{MIN}		-0.3			V
Duty Cycle for Each Clock Output Signal in a Given Differential Pair	T _{DC}	Measured at crossing point V _{OX}	45		55	%
Rise/Fall Matching	T _{RFM}	Determined as a fraction of $2 \times (T_R - T_F)/(T_R + T_F)$		_	20	%
DIFF at 0.7 V						
Duty Cycle	T _{DC}	Measured at 0 V differential	45	_	55	%
Clock Skew	T _{SKEW}	Measured at 0 V differential	<u> </u>	<u> </u>	50	ps
Additive Peak Jitter	Pk-Pk		0	_	10	ps
Additive PCIe Gen 2 Phase	RMS _{GEN2}	10 kHz < F < 1.5 MHz	0	_	0.5	ps
Jitter		1.5 MHz< F < Nyquist Rate	0	_	0.5	ps
Additive PCIe Gen 3 Phase Jitter	RMS _{GEN3}	Includes PLL BW 2–4 MHz (CDR = 10 MHz)	0		0.10	ps
Notes:						

1. Gen 4 specifications based on the PCI-Express Base Specification 4.0 rev. 0.5.

2. Download the Skyworks Solutions PCIe Clock Jitter Tool at https://www.skyworksinc.com/en/application-pages/pciexpress-learning-center.

Table 2. AC Electrical Specifications (Continued)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Additive PCIe Gen 4 Phase Jitter	RMS _{GEN4}	PCle Gen 4	_	—	0.10	ps
Additive Cycle to Cycle Jitter	T _{CCJ}	Measured at 0 V differential		20	50	ps
Long-term Accuracy	L _{ACC}	Measured at 0 V differential		_	100	ppm
Rising/Falling Slew rate	T _R /T _F	Measured differentially from ±150 mV	2.5	_	8	V/ns
Crossing Point Voltage at 0.7 V Swing	V _{OX}		300		550	mV
Enable/Disable and Setup						
Clock Stabilization from Power-Up	T _{STABLE}	Measured from the point when both V _{DD} and clock input are valid	—	_	5	ms
Stopclock Set-up Time	T _{SS}		10.0	_	_	ns

Notes:

1. Gen 4 specifications based on the PCI-Express Base Specification 4.0 rev. 0.5.

2. Download the Skyworks Solutions PCIe Clock Jitter Tool at https://www.skyworksinc.com/en/application-pages/pciexpress-learning-center.

Table 3. Absolute Maximum Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Main Supply Voltage	V _{DD_3.3V}	Functional	_	_	4.6	V
Input Voltage	V _{IN}	Relative to V _{SS}	-0.5		4.6	V_{DC}
Temperature, Storage	Τ _S	Non-functional	-65		150	°C
Industrial Temperature, Operating Ambient	T _A	Functional	-40	_	85	°C
Commercial Temperature, Operating Ambient	T _A	Functional	0		85	°C
Temperature, Junction	TJ	Functional	_		150	°C
Dissipation, Junction to Case	Ø _{JC}	JEDEC (JESD 51)	_		25	°C/W
Dissipation, Junction to Ambient	Ø _{JA}	JEDEC (JESD 51)	_		37	°C/W
ESD Protection (Human Body Model)	ESD _{HBM}	JEDEC (JESD 22 - A114)	2000		_	V
Flammability Rating	UL-94	UL (Class)		V–0		
Note: Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required.						

2. Functional Description

2.1. OE Pin Definition

The OE pins are active high inputs used to enable and disable the output clocks. To enable the output clock, the OE pin needs to be logic high and the I^2C output enable bit needs to be logic high. There are two methods to disable the output clocks: the OE is pulled to a logic low, or the I^2C enable bit is set to a logic low. The OE pins are required to be driven at all times even though they have an internal 100 k Ω resistor.

2.2. OE Assertion

The OE signals are active high inputs used for synchronous stopping and starting the DIFF output clocks respectively while the rest of the clock generator continues to function. The assertion of the OE signal by making it logic high causes stopped respective DIFF outputs to resume normal operation. No short or stretched clock pulses are produced when the clock resumes. The maximum latency from the assertion to active outputs is no more than two to six output clock cycles.

2.3. OE Deassertion

When the OE pin is deasserted by making it logic low, the corresponding DIFF output is stopped, and the final output state is driven low.

3. Test and Measurement Setup

Figures 1–3 show the test load configuration for differential clock signals.



Figure 1. 0.7 V Differential Load Configuration



Figure 2. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)



Figure 3. Single-Ended Measurement for Differential Output Signals (for AC Parameters Measurement)

4. Control Registers

4.1. I²C Interface

To enhance the flexibility and function of the clock buffer, an I^2C interface is provided. Through the I^2C Interface, various device functions are available, such as individual clock output enable. The registers associated with the I^2C Interface initialize to their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required. Power management functions can only be programed in program mode and not in normal operation modes.

4.2. Data Protocol

The I²C protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes.

The block write and block read protocol is outlined in Table 4 while Table 5 outlines byte write and byte read protocol. The slave receiver address is 11010110 (D6h).

Block Write Protocol			Block Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address–7 bits	8:2	Slave address–7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code–8 bits	18:11	Command Code–8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Byte Count–8 bits	20	Repeat start
28	Acknowledge from slave	27:21	Slave address–7 bits
36:29	Data byte 1–8 bits	28	Read = 1
37	Acknowledge from slave	29	Acknowledge from slave
45:38	Data byte 2–8 bits	37:30	Byte Count from slave–8 bits
46	Acknowledge from slave	38	Acknowledge
	Data Byte/Slave Acknowledges	46:39	Data byte 1 from slave–8 bits
	Data Byte N–8 bits	47	Acknowledge
	Acknowledge from slave	55:48	Data byte 2 from slave–8 bits
	Stop	56	Acknowledge
			Data bytes from slave/Acknowledge
			Data Byte N from slave–8 bits
			NOT Acknowledge
			Stop

Table 4. Block Read and Block Write Protocol

Byte Write Protocol			Byte Read Protocol		
Bit	Description	Bit	Description		
1	Start	1	Start		
8:2	Slave address–7 bits	8:2	Slave address–7 bits		
9	Write	9	Write		
10	Acknowledge from slave	10	Acknowledge from slave		
18:11	Command Code–8 bits	18:11	Command Code–8 bits		
19	Acknowledge from slave	19	Acknowledge from slave		
27:20	Data byte–8 bits	20	Repeated start		
28	Acknowledge from slave	27:21	Slave address–7 bits		
29	Stop	28	Read		
		29	Acknowledge from slave		
		37:30	Data from slave–8 bits		
		38	NOT Acknowledge		
		39	Stop		

Table 5. Byte Read and Byte Write Protocol

Control Register 0. Byte 0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name								
Туре	R/W							

Reset settings = 00000000

Bit	Name	Function
7:0	Reserved	

Register 1. Byte 1

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name						DIFF0_OE		DIFF1_OE
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 00000101

Bit	Name	Function
7:3	Reserved	
2	DIFF0_OE	Output Enable for DIFF0.
		0: Output disabled.
		1: Output enabled.
1	Reserved	
0	DIFF1_OE	Output Enable for DIFF1.
		0: Output disabled.
		1: Output enabled.

Register 2. Byte 2

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	DIFF2_OE	DIFF3_OE						
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 11000000

Bit	Name	Function
7	DIFF2_OE	Output Enable for DIFF2.
		0: Output disabled.
		1: Output enabled.
6	DIFF3_OE	Output Enable for DIFF3.
		0: Output disabled.
		1: Output enabled.
5:0	Reserved	

Register 3. Byte 3

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Rev Code Bit 3	Rev Code Bit 2	Rev Code Bit 1	Rev Code Bit 0	Vendor ID bit 3	Vendor ID bit 2	Vendor ID bit 1	Vendor ID bit 0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 00001000

Bit	Name	Function
7:4	Rev Code Bit 3:0	Program Revision Code.
3:0	Vendor ID bit 3:0	Vendor Identification Code.

Register 4. Byte 4

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	BC7	BC7	BC5	BC4	BC3	BC2	BC1	BC0
Туре	R/W							

Reset settings = 00000110

Bit	Name	Function
7:0	BC7:0	Byte Count Register.

Register 5. Byte 5

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	DIFF_Amp_Sel	DIFF_Amp_Cntl[2]	DIFF_Amp_Cntl[1]	DIFF_Amp_Cntl[0]				
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 11011000

Bit	Name	Function			
7	DIFF_Amp_Sel	Amplitude Control for DIFF Differential Outputs. 0: Differential outputs with Default amplitude. 1: Differential outputs amplitude is set by Byte 5[6:4].			
6	DIFF_Amp_Cntl[2]	DIFF Differential Outputs Amplitude Adjustment.			
5	DIFF_Amp_Cntl[1]	000: 300 mV 001: 400 mV 010: 500 mV 011: 600 mV			
4	DIFF_Amp_Cntl[0]	100: 700 mV 101: 800 mV 110: 900 mV 111: 1000 mV			
3:0	Reserved				

5. Pin Descriptions: 24-Pin QFN



*Note: Internal 100 kohm pull-up.

Figure 4. 24-Pin QFN

Table 6. Si53154 24-Pin QFN Descriptions

Pin #	Name	Туре	Description
1	VDD	PWR	3.3 V power supply.
2	OE1	I,PU	Active high input pin enables DIFF1 (internal 100 k Ω pull-up). Refer to Table 1 on page 4 for OE specifications.
3	VDD	PWR	3.3 V power supply.
4	VSS	GND	Ground.
5	OE2	I,PU	Active high input pin enables DIFF2 (internal 100 k Ω pull-up). Refer to Table 1 on page 4 for OE specifications.
6	VDD	PWR	3.3 V power supply.
7	OE0	I,PU	Active high input pin enables DIFF0 (internal 100 k Ω pull-up). Refer to Table 1 on page 4 for OE specifications.
8	DIFF0	O, DIF	0.7 V, differential clock output.
9	DIFF0	O, DIF	0.7 V, differential clock output.
10	DIFF1	O, DIF	0.7 V, differential clock output.
11	DIFF1	O, DIF	0.7 V, differential clock output.
12	VDD	PWR	3.3 V power supply.
13	DIFF2	O, DIF	0.7 V, differential clock output.

Pin #	Name	Туре	Description
14	DIFF2	O, DIF	0.7 V, differential clock output.
15	DIFF3	O, DIF	0.7 V, differential clock output.
16	DIFF3	O, DIF	0.7 V, differential clock output.
17	VDD	PWR	3.3 V power supply.
18	OE3	I,PU	Active high input pin enables DIFF3 (internal 100 k Ω pull-up). Refer to Table 1 on page 4 for OE specifications.
19	SCLK	I	SMBus compatible SCLOCK.
20	SDATA	I/O	SMBus compatible SDATA.
21	VDD	PWR	3.3 V power supply.
22	DIFFIN	I	0.7 V Differential True Input, typically 100 MHz. Input frequency range 100 to 210 MHz.
23	DIFFIN	0	0.7 V Differential Complement Input, typically 100 MHz. Input frequency range 100 to 210 MHz.
24	VSS	GND	Ground.
25	GND	GND	Ground for bottom pad of the IC.

Table 6. Si53154 24-Pin QFN Descriptions

6. Ordering Guide

Part Number	Package Type	Temperature			
Lead-free					
Si53154-A01AGM	24-pin QFN	Extended, –40 to 85 °C			
Si53154-A01AGMR	24-pin QFN—Tape and Reel	Extended, –40 to 85 °C			

7. Package Outline

Figure 5 illustrates the package details for the Si53154. Table 7 lists the values for the dimensions shown in the illustration.



Figure 5. 24-Pin Quad Flat No Lead (QFN) Package

Symbol		Millimeters				
	Min	Nom	Max			
А	0.70	0.75	0.80			
A1	0.00	0.025	0.05			
b	0.20	0.25	0.30			
D		4.00 BSC				
D2	2.60	2.70	2.80			
е	0.50 BSC					
E		4.00 BSC				
E2	2.60	2.70	2.80			
L	0.30	0.40	0.50			
aaa		0.10				
bbb		0.10				
CCC	0.08					
ddd		0.07				
Notes:						

Table 7. Package Diagram Dimensions

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

- 3. This drawing conforms to JEDEC outline MO-220, variation VGGD-8
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components

8. Land Pattern

Figure 6 illustrates the recommended land pattern details for the Si53154 in a 24-pin QFN package. Table 8 lists the values for the dimensions shown in the illustration.



Figure 6. Land Pattern

Dimension	Unit mm
C1	4.0
C2	4.0
E	0.50 BSC
X1	0.30
X2	2.70
Y1	0.80
Y2	2.70

Table 8. PCB Land Pattern Dimensions

Notes:

General

1. All dimensions shown are in millimeters (mm).

2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 m minimum, all the way around the pad.

Stencil Design

- **1.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- **4.** A 2x2 array of 1.10mm x 1.10mm openings on 1.30mm pitch should be used for the center ground pad.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- **2.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

DOCUMENT CHANGE LIST

Revision 0.1 to Revision 1.0

- Updated Features and Description.
- Updated Table 2.
- Updated Table 3.
- Updated Section 4.1.

Revision 1.0 to Revision 1.1

- Updated Features on page 1
- Updated Description on page 1.
- Updated specs in Table 2, "AC Electrical Specifications," on page 5.
- Added Land Pattern

Revision 1.1 to Revision 1.2

 Added condition for Clock Stabilization from Powerup, T_{STABLE}, in Table 2.

Revision 1.2 to Revision 1.3

■ Updated Theta JC to 25°C/W.