

Si53154 EVALUATION BOARD USER'S GUIDE


Description

The Si53154 is a four port PCIe clock buffer compliant to the PCIe Gen1, Gen2 and Gen3 standards. The Si53154 is a 24-pin QFN device that operates on a 3.3 V power supply and can be controlled using SMBus signals along with hardware control input pins. The device is spread aware and accepts a frequency spread differential clock frequency range from 100 to 210 MHz. The connections are described in this document.

EVB Features

This document is intended to be used in conjunction with the Si53154 device and data sheet for the following tests:

- PCIe Gen1, Gen2, Gen3 compliancy
- Power consumption test
- Jitter performance
- Testing out I²C code for signal tuning
- In-system validation where SMA connectors are present



1. Front Panel




Figure 1. Evaluation Module Front Panel

Table	1.	Input	Jumper	Settings
-------	----	-------	--------	----------


Jumper Label	Туре	Description
OE0	I	OE0, 3.3 V Input for Enabling DIFF0 Clock Output . 1 = DIFF0 enabled, 0 = DIFF0 disabled.
OE1	I	OE1, 3.3 V Input for Enabling DIFF1 Clock Output . 1 = DIFF1 enabled, 0 = DIFF1 disabled.
OE2	I	OE2, 3.3 V Input for Enabling DIFF2 Clock Output . 1 = DIFF2 enabled, 0 = DIFF2 disabled.
OE3	I	OE3, 3.3 V Input for Enabling DIFF3 Clock Output . 1 = DIFF3 enabled, 0 = DIFF3 disabled.
SDATA	I/O	SMBus-Compatible SDATA.
SCLK	I	SMBus-Compatible SCLOCK.

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 0.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • October 4, 2021

2

1.1. Generating DIFF Outputs from the Si53154

Upon power-on of the device if the differential input is applied and input pins are left floating, by default all DIFF outputs DIFF[0:3] are ON. The input pin headers have clear indication of jumper settings for setting logic low (0) and high (1) as shown in the figure below, the jumper placed on middle and left pin will set input OE0 to low; and jumper placed on middle and right pin will set input OE0 to high.



The output enable pins can be changed on the fly to observe outputs stopped cleanly. Input functionality is explained in detail below.

1.1.1. OE [0:3] Inputs


The output enable pins can change on the fly when the device is on. Deasserting (valid low) results in corresponding DIFF output to be stopped after their next transition with final state low/low. Asserting (valid high) results in corresponding output that was stopped are to resume normal operation in a glitch-free manner.

Each of the hardware OE [0:3] pins are mapped via I^2C to control bit in Control register. The hardware pin and the Register Control Bit both need to be high to enable the output. Both of these form an "AND" function to disable or enable the DIFF output. Both of these form an "AND" function to disable or enable the DIFF output. The DIFF outputs and their corresponding I^2C control bits and hardware pins are listed in Table 2.

Table 2. Output Enable Control

I ² C Control Bit	Output	Hardware Control Input
Byte1 [bit 2]	DIFF0	OE0
Byte1 [bit 0]	DIFF1	OE1
Byte2 [bit 7]	DIFF2	OE2
Byte2 [bit 6]	DIFF3	OE3

2. Schematics







VCC 3.3V

10uF

VDD_3.3V1

HEADER 1x1

99

GND

HEADER 1x1






Figure 3. Device Power Supply



SCLK/SDATA








Figure 4. Clock and Control Signals

