

UG362: Si5348-E Evaluation Board User's Guide

The Si5348-E-EVB is used for evaluating the Si5348 Network Synchronizer Clock for SyncE/1588 and Stratum 3/3E applications. The device revision is distinguished by a white 1 inch x 0.187 inch label with the text "SI5348-E-EB" in the lower left-hand corner of the board. (For ordering purposes only, the terms "EB" and "EVB" refer to the board and the kit respectively. In this document, the terms are synonymous in context.) The Si5348 contains three independent DSPLLs in a single IC with programmable jitter attenuation bandwidth on a per DSPLL basis. The Si5348-E-EVB supports three independent differential input clocks, two independent CMOS input clocks, and seven independent output clocks via onboard SMA connectors. The Si5348-E-EVB can be controlled and configured via a USB connection to a host PC running Silicon Labs' next generation Clock Builder Pro[™] (CBPro[™]) software tool. Test points are provided on-board for external monitoring of supply voltages.

The device revision is distinguished by a white 1 inch x 0.187 inch label with the text "SI5348-E-EB" installed in the lower left hand corner of the board. (For ordering purposes only, the terms "EB" and "EVB" refer to the board and the kit respectively. For the purpose of this document, the terms are synonymous in context.

This kit comes with an OCXO board SiOCXO1-EB as well as a TCXO board SiTCXO1-EB. The OCXO or the TCXO are used on the reference input (REF) of the Si5348 to evaluate the holdover stability of the network synchronizer clock. Both boards are not needed at the same time, but they are both included in the kit to provide a comparison of the resulting performance.

EVB FEATURES

- Powered from USB port or external +5 V power supply via screw terminals
- Included SiOCXO1-EB reference OCXO board allows for evaluation in standalone and holdover mode.
- Included SiTCXO1-EB reference TCXO board allows for evaluation in standalone and holdover mode.
- CBPro™ GUI programmable VDD supply allows device supply voltages from 3.3, 2.5, or 1.8 V
- CBPro™ GUI programmable V_{DDO} supplies allow each of the seven outputs to have its own supply voltage selectable from 3.3, 2.5, or 1.8 V
- CBPro[™] GUI allows control and measurement of voltage, current, and power of VDD and all 8 VDDO supplies
- Status LEDs for power supplies and control/status signals of Si5348
- SMA connectors for input clocks, output clocks and optional external timing reference clock




Figure .1. Si5348-E-EVB



Figure .2. SiOCXO1-EB (left) SiTCXO1-EB (right)

UG362: Si5348-E Evaluation Board User's Guide • Si5348-E-EVB Functional Block Diagram, Support Documentation, and ClockBuilderPro™ Software

1. Si5348-E-EVB Functional Block Diagram, Support Documentation, and ClockBuilderPro™ Software

Below is a functional block diagram of the Si5348-E-EVB. This EVB can be connected to a PC via the main USB connector for programming, control, and monitoring. See 2. Quick Start and Jumper Defaults for more information.




Figure 1.1. Si5348-E-EVB Functional Block Diagram

All Si5348 schematics, BOMs, User's Guides, and software can be found online at the following link: http://www.silabs.com/prod-ucts/clocksoscillators/pages/si538x-4x-evb.aspx

The SiOCXO1-EB User's Guide is located at: https://www.silabs.com/documents/public/user-guides/UG123.pdf

The SiTCXO1-EB User's Guide is located at: https://www.silabs.com/documents/public/user-guides/ug364-sitcxo1-evb-ug.pdf

2. Quick Start and Jumper Defaults

- 1. Install ClockBuilderPro desktop software from EVB support web page given in Section 2.
- 2. Connect USB cable from Si5348-E-EVB to PC with ClockBuilderPro software installed.
- 3. Connect the SIOCXO1-EB or SiTCXO1-EB to the reference input (REF) on the Si5348 using the included SMA connector.
- 4. Leave the jumpers as installed from the factory, and launch the ClockBuilderPro software.
- 5. You can use ClockBuilderPro to create, download, and run a frequency plan on the Si5348-E-EVB.
- 6. For the Si5348 data sheet, go to https://www.silabs.com/documents/public/data-sheets/si5348-e-datasheet.pdf.
- 7. For the Si5348 reference manual, go to http://www.silabs.com/documents/public/reference-manuals/si5348-e-family.pdf.

Table 2.1. Si5348-E EVB Jumper Defaults*

Location	Туре	I = Installed O = Open	Location	Туре	I = Installed O = Open	
JP1	2 pin	I	JP23	2 pin	0	
JP2	2 pin	I	JP24	JP24 2 pin		
JP3	2 pin	I	I JP25 2 pin I JP26 2 pin		0	
JP4	2 pin	I			0	
JP5	2 pin	0	JP27	2 pin	0	
JP6	2 pin	0	JP28	2 pin	0	
JP7	2 pin	I	JP29 2 pin		0	
JP8	2 pin	0	JP30	2 pin	0	
JP9	2 pin	0	JP31	2 pin	0	
JP10	2 pin	I	JP32	2 pin	0	
JP13	2 pin	0	JP33	2 pin	0	
JP14	2 pin	I	JP34	2 pin	0	
JP15	3 pin	1 to 2	JP35	2 pin	0	
JP16	3 pin	1 to 2	JP36	2 pin	0	
JP17	2 pin	0	JP38	3 pin	All open	
JP18	2 pin	0	JP39	2 pin	0	
JP19	2 pin	0	JP40	2 pin	0	
JP20	2 pin	0	JP41	2 pin	0	
JP21	2 pin	0				
JP22	2 pin	0	J36	5x2 Hdr	All 5 installed	

Note: Refer to the Si5348-E-EVB schematics for the functionality associated with each jumper.

3. Status LEDs

Location	Silkscreen	Color	Status Function Indication
D27	5VUSBMAIN	Blue	Main USB +5 V present
D22	3P3V	Blue	DUT +3.3 V is present
D26	VDD DUT	Blue	DUT VDD Core voltage present
D25	INTR	Red	MCU INTR (Interrupt) active
D21	READY	Green	MCU Ready
D24	BUSY	Green	MCU Busy
D5	LOL_T0B	Blue	Loss of Lock - DSPLL C
D6	LOL_T4B	Blue	Loss of Lock - DSPLL D
D8	LOS2B	Blue	Loss of Signal at IN2
D11	INTRB	Blue	Si5348 Interrupt Active
D12	LOS1B	Blue	Loss of Signal at IN1
D13	LOL_AB	Blue	Loss of Lock DSPLL A
D14	LOS0B	Blue	Loss of Signal at IN0

Table 3.1. Si5348-E EVB Status LEDs

D27, D22, and D26 are illuminated when USB +5 V, Si5348-E-EVB +3.3 V, and Si5348 VDD or supply voltages, respectively, are present. D25, D21, and D24 are status LEDs showing on-board MCU activity. LEDs D14, D12, and D8 indicate loss of signal at clock inputs IN0, IN1, and IN2, respectively. LEDs D13, D5, and D6 indicate loss of lock for one of three internal DSPLLs (A, C, and D) respectively. D11 indicates Si5348 interrupt output is active (as configured by Si5348 register programming). LED locations are highlighted below with LED function name indicated on board silkscreen.




Figure 3.1. Si5348-E-EVB LED Locations

UG362: Si5348-E Evaluation Board User's Guide • External Reference Input (XA/XB)

4. External Reference Input (XA/XB)

An external timing reference (48 MHz XTAL) is used in combination with the internal oscillator to produce an ultra-low jitter reference clock for the DSPLL and for providing a stable reference for the free-run and holdover modes. The Si5348-E-EVB can also accommodate an external reference clock instead of a crystal. To evaluate the device with an external REFCLK, C111 and C113 must be populated and XTAL Y1 removed (see figure below). The REFCLK can then be applied to SMA connectors J39 and J40.




Figure 4.1. External Reference Input Circuit

UG362: Si5348-E Evaluation Board User's Guide • Clock Input and Output Circuits

5. Clock Input and Output Circuits

5.1 Clock Input Circuits (REF/REFB, IN0/IN0B-IN2/IN2B, IN3, IN4)

The Si5348-E-EVB has eight SMA connectors (REF/REFB, IN0/IN0B–IN2/IN2B) for receiving external differential clock signals. The REF/REFB differential input clock is intended to support a TCXO or OCXO, such as the included SiOCXO1-EB or the included SiTCXO1-EB, which determines the Si5348's wander performance. (Please note that this input clock is different from the optional reference clock that may be applied at XA/XB.) All differential input clocks are terminated as shown in the figure below. The only exception is that the terminating 49.9 Ω resistor for REF is not installed. This is R84 corresponding to IN0's R76 in the figure below. The reason for this exception is that single-ended TCXOs and OCXOs typically cannot drive a 50 Ω load. Note that input clocks are ac-coupled and 50 Ω terminated. This represents four differential input clock pairs. Single-ended clocks can be used by appropriately driving one side of the differential pair with a single-ended clock. For details on how to configure inputs as single-ended, please refer to the Si5348 data sheet or reference manual.




Figure 5.1. Differential Input Clock Termination Circuit

In addition, the Si5348-E-EVB supports two SMA connectors (IN3, IN4) for receiving external single-ended LVCMOS clocks. Each of these clocks connects to its respective Si5348 pins via a single installed 0 Ω resistor. There are no other termination components on the EVB.

UG362: Si5348-E Evaluation Board User's Guide • Clock Input and Output Circuits

5.2 Clock Output Circuits (OUTx/OUTxB)

Each of the 14 output drivers (seven differential pairs, OUT0/OUT0B—OUT6/OUT6B) is ac-coupled to its respective SMA connector. The output clock termination circuit is shown in the figure below. The output signal will have no dc bias. If dc coupling is required, the ac coupling capacitors can be replaced with a resistor of appropriate value. In particular, if differential pair OUT6/OUT6B is configured for 1 Hz output, then the AC coupling output capacitors, C166 and C168, each need to be replaced by a 0 Ω resistor. (These capacitors are the respective counterparts of the OUT0/OUT0B output capacitors, C25 and C27, in the figure below.) The Si5348-E-EVB provides pads for optional output termination resistors and/or low-frequency capacitors. Note that components with schematic "NI" designation are not normally populated on the Si5348-E-EVB and provide locations on the PCB for optional dc/ac terminations by the end user.




Figure 5.2. Output Clock Termination Circuit

6. Using the Si5348-E-EVB and Installing ClockBuilderPro (CBPro) Desktop Software

6.1 Installing ClockBuilderPro (CBPro) Desktop Software

To install the CBPro software on any Windows 7 (or above) PC:

Go to http://www.silabs.com/CBPro and download ClockBuilderPro software.

Installation instructions and User's Guide for ClockBuilder can be found at the download link shown above. Please follow the instructions as indicated.

6.2 Connecting the EVB to Your Host PC

Once ClockBuilderPro software is installed, connect to the EVB with a USB cable as shown below.




Figure 6.1. EVB Connection Diagram

6.3 Additional Power Supplies

The Si5348-EB comes pre-configured with jumpers installed at JP15 and JP16 (pins 1–2 in both cases) in order to select "USB". These jumpers, together with the components installed, configure the evaluation board to obtain all +5 V power solely through the main USB connector at J37. This setup is the default configuration and should normally be sufficient.

The general guidelines for single USB power supply operation are listed below:

- Use either a USB 3.0 or USB 2.0 port. These ports are specified to supply 900 mA and 500 mA respectively at +5 V.
- If you are working with a USB 2.0 port and you are current limited, turn off enough DUT output voltage regulators to drop the total DUT current ≤ 470 mA. (Note: USB 2.0 ports may supply > 500 mA. Provided the nominal +5 V drops gracefully by less than 10%, the EVB will still work.)
- If you are working with a USB 2.0 and you are current limited and need all output clock drivers enabled, re-configure the EVB to drive the DUT output voltage regulators from an external +5 V power supply as follows:
 - · Connect external +5 V power supply to terminal block J33 on the back side of the PCB.
 - Move the jumper at JP15 from pins 1–2 USB to pins 2–3 EXT.

6.4 Overview of ClockBuilderPro Applications

Note: The following instructions and screen captures may vary slightly depending on your version of ClockBuilder Pro.

The ClockBuilderPro installer will install two main applications:




Figure 6.2. Application #1: ClockbuilderPro Wizard

Use the CBPro Wizard to:

- · Create a new design
- Review or edit an existing design
- Export: create in-system programming files

Info DUT Settings Editor DUT Register Editor Regulators All Voltages GPIO Status Registers Control Registers VDD 1.80V On 1.778 V 260 mA 462 mW Read VDDA 3.30V On 3.268 V 123 mA 402 mW Read VDDS 3.30V On 3.268 V 13 mA 42 mW Read VDD000 2.50V On 2.462 V 15 mA 37 mW Read VDD02 2.50V On 2.462 V 15 mA 37 mW Read VDD03 2.50V On 2.462 V 15 mA 37 mW Read VDD04 2.50V On 2.476 V 15 mA 37 mW Read VD05 2.50V On 2.477 V 15 mA 37 mW Read VD005 2.50V On 2.477 V 15 mA 37 mW Read VD005 2.50V On 2.477 V 15 mA 37 mW Read VD006 2.50V On 2.472 V 15 mA 37 mW Re	Si5348A Rev E EV	B - ClockBuilder Pro				-		
Voltage Current Power Soft Reset and Calibratic VDD 1.80V On 1.778 V 260 mA 462 mW Read VDDA 3.30V On 3.268 V 123 mA 402 mW Read VDDS 3.30V On 3.268 V 123 mA 402 mW Read VDDS 3.30V On 3.268 V 13 mA 42 mW Read DSPLIA_SOFTRESET VDD00 2.50V On 2.462 V 15 mA 37 mW Read VDD01 2.50V On 2.462 V 16 mA 39 mW Read VDD02 2.50V On 2.462 V 16 mA 39 mW Read VDD02 2.50V On 2.462 V 15 mA 37 mW Read VDD03 2.50V On 2.462 V 15 mA 37 mW Read VDD04 2.50V On 2.477 V 15 mA 37 mW Read VDD05 2.50V On 2.472 V		DUT Settings Editor	DUT Register Editor	Regulators	All Voltages	GPIO	Status Registers	 Control Registers
og Filtered 🗖 Auto Scroll: On 📮 Insert Marker Clear Copy to Clipboard Pause	VDD VDDA VDDS VDD00 VDD01 VDD02 VDD03 VDD04 VDD03 VDD04 VDD05 VDD06 All Output Supplies -[1.80V 3.30V 3.30V 3.30V 3.30V 3.250V	Voltage 0n 1.778 V 0n 3.268 V 0n 3.268 V 0n 2.462 V 0n 2.470 V 0n 2.477 V 0n 2.472 V Image: State of the state o	Curren 260 r 123 r 13 r 15 r 16 r 15 r 15 r 15 r 15 r 15 r 15 r 15 r	t Power nA 462 r nA 402 r nA 402 r nA 37 r nA 39 r nA 39 r nA 37 r	nW [nW [nW [nW [nW [nW [nW [nW [Read Read Read Read Read Read Read Read	Soft Reset and Calibratic SOFTRESET_G DSPLLA_SOFTRESET DSPLLB_SOFTRESET DSPLLD_SOFTRESET Hard Reset, Sync, & Power Down RST_REG SYNC_REG PDN: 0 Frequency Adjust F_INC_REG

Figure 6.3. Application #2: EVB GUI

Use the EVB GUI to:

- Download configuration to EVB's DUT (Si5348)
- Control the EVB's regulators
- · Monitor voltage, current, and power on the EVB

6.5 Common ClockBuilderProWork Flow Scenarios

There are three common workflow scenarios when using CBPro and the Si5348-E EVB. These workflow scenarios are:

- Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration
- Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration
- Workflow Scenario #3: Testing a User-Created Device Configuration

Each is described in more detail in the following sections.

6.6 Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration

The flow for using the EVB GUI to initialize and control a device on the EVB is as follows.

Once the PC and EVB are connected, launch ClockBuilder Pro by clicking on this icon on your PC's desktop.



Figure 6.4. ClockBuilderPro Desktop Icon

If an EVB is detected, click on the "Open Default Plan" button on the Wizard's main menu. CBPro automatically detects the EVB and device type.



Figure 6.5. Open Default Plan

Once you open the default plan (based on your EVB model number), a popup will appear.




Figure 6.6. Write Design to EVB Dialog

Select "Yes" to write the default plan to the Si5348 device mounted on your EVB. This ensures the device is completely reconfigured per the Silicon Labs default plan for the DUT type mounted on the EVB.

Writing Si5348 Design to EVB Address 0x0222		
Address 0x0222	ing Si5348 Design to EVB	
	ress 0x0222	

Figure 6.7. Writing Design Status

After CBPro writes the default plan to the EVB, click on "Open EVB GUI" as shown below.




Figure 6.8. Open EVB GUI

The EVB GUI will appear. Note all power supplies will be set to the nominal values defined in the device's default CBPro project file created by Silicon Labs, as shown in the example session window below.

Voltage Current Power VDD 1.80V On 1.772 V 263 mA 466 mJ VDDA 3.30V On 3.269 V 121 mA 396 mJ VDDS 3.30V On 3.270 V 13 mA 43 mJ VDDO0 2.50V On 2.463 V 15 mA 37 mJ VDDO1 2.50V On 2.463 V 16 mA 39 mJ VDDO2 2.50V On 2.464 V 15 mA 37 mJ VDDO3 2.50V On 2.469 V 16 mA 40 mJ VDDO4 2.50V On 2.478 V 15 mA 37 mJ	
Voltage Current Power VDD 1.80V On 1.772 V 263 mA 466 mV VDDA 3.30V On 3.269 V 121 mA 396 mV VDDS 3.30V On 3.269 V 121 mA 396 mV VDDS 3.30V On 3.270 V 13 mA 43 mV VDDO0 2.50V On 2.463 V 15 mA 37 mV VDDO1 2.50V On 2.463 V 16 mA 39 mV VDDO2 2.50V On 2.464 V 15 mA 37 mV VDDO3 2.50V On 2.469 V 16 mA 40 mV VDDO4 2.50V On 2.478 V 15 mA 37 mV	
VDD 1.80V On 1.772 V 263 mA 466 ml VDDA 3.30V On 3.269 121 mA 396 ml VDDS 3.30V On 3.269 121 mA 396 ml VDDS 3.30V On 3.270 V 13 mA 43 ml VDD00 2.50V On 2.463 V 16 mA 39 ml VDD01 2.50V On 2.463 V 16 mA 39 ml VDD02 2.50V On 2.464 V 15 mA 37 ml VDD03 2.50V On 2.469 V 16 mA 40 ml VDD04 2.50V On 2.478 V 15 mA 37 ml	GPIO Status Registe
VDDA 3.30V On 3.269 V 121 mA 396 mI VDDS 3.30V On 3.270 V 13 mA 43 mI VDD00 2.50V On 2.463 V 15 mA 37 mI VDD01 2.50V On 2.463 V 16 mA 39 mI VDD02 2.50V On 2.464 V 15 mA 37 mI VDD03 2.50V On 2.469 V 16 mA 40 mI VDD04 2.50V On 2.478 V 15 mA 37 mI	
VDDS 3.30V On 3.270 V 13 mA 43 mi VDD00 2.50V On 2.463 V 15 mA 37 mi VDD01 2.50V On 2.463 V 16 mA 39 mi VDD02 2.50V On 2.464 V 15 mA 37 mi VDD03 2.50V On 2.469 V 16 mA 40 mi VDD04 2.50V On 2.478 V 15 mA 37 mi	W Read
VDDO0 2.50V On 2.463 V 15 mA 37 ml VDD01 2.50V On 2.463 V 16 mA 39 ml VDD02 2.50V On 2.464 V 15 mA 37 ml VDD02 2.50V On 2.464 V 15 mA 37 ml VDD03 2.50V On 2.469 V 16 mA 40 ml VDD04 2.50V On 2.478 V 15 mA 37 ml	W Read
VDDO1 2.50V On 2.463 V 16 mA 39 ml VDDO2 2.50V On 2.464 V 15 mA 37 ml VDDO3 2.50V On 2.469 V 16 mA 40 ml VDDO4 2.50V On 2.478 V 15 mA 37 ml	W Read
VDDO2 2.50V On 2.464 V 15 mA 37 ml VDDO3 2.50V On 2.469 V 16 mA 40 ml VDDO4 2.50V On 2.478 V 15 mA 37 ml	W Read
VDDO3 2.50V On 2.469 V 16 mA 40 mM VDDO4 2.50V On 2.478 V 15 mA 37 mM	W Read
VDD04 2.50V 0n 2.478 V 15 mA 37 mV	W Read
	W Read
	W Read
VDDO5 2.50V On 2.474 V 15 mA 37 mV	W Read
VDDO6 2.50V 🔽 On 2.464 V 15 mA 37 m	W Read
All Output 🔽 Select Voltage 💽 Total 504 mA 1.169 W	Read All
Supplies Power On Power Off Compare Design Estimates to N	Measurements

Figure 6.9. EVB GUI Window

6.6.1 Verify Free-Run Mode Operation

Assuming no external clocks have been connected to the INPUT CLOCK differential SMA connectors (labeled "INx/INxB") located around the perimeter of the EVB, the DUT should now be operating in free-run mode, as the DUT will be locked to the crystal in this case.

You can run a quick check to determine if the device is powered up and generating output clocks (and consuming power) by clicking on the Read All button highlighted above and then reviewing the voltage, current and power readings for each VDDx supply.

Note: Shutting "Off" then "On" of the VDD and VDDA supplies will power-down and reset the DUT. Every time you do this, to reload the Silicon Labs-created default plan into the DUT's register space, you must go back to the Wizard's main menu and select "Write Design to EVB":




Figure 6.10. Write Design to EVB

Failure to do the step above will cause the device to read in a preprogrammed plan from its non-volatile memory (NVM). However, the plan loaded from the NVM may not be the latest plan recommended by Silicon Labs for evaluation.

At this point, you should verify the presence and frequencies of the output clocks (running to free-run mode from the crystal) using appropriate external instrumentation connected to the output clock SMA connectors. To verify the output clocks are toggling at the correct frequency and signal format, click on View Design Report as highlighted below.

sign Dashboard 🔻	Configuring Si5348AB Re
efault plan for Si5348 EVB has been loaded. You can make edits to th	e EVB's configuration using the interactive Wizard.
Edit Configuration with Wizard Design ID & Notes - Revision - Host Interface - XAXB & REF - Free Run - Inputs - Input Clock Select - Outputs - DCO - Output Drivers - DSPLI - LOS - OOE - LOL- INTR	Evaluation Board Detected SIS348A Rev E EVB Write Design to EVB Open EVB GUI
Save Design to Project File Your configuration is stored to a project file, which can be opened in ClockBuilder Pro at a later time.	You can export your configuration to a format suitable for in-system programming.
Design Report & Datasheet Addendum You can view a design report (text) or create a draft datasheet addendum (PDE) for your design.	Documentation SIS348 Rev D Reference Manual SIS348 Rev D Datasheet SIS348 Rev D EVB User's Guide
Silicon Labs Cloud Services You can create a custom part number for your design, which can be used to order factory pre-programmed devices. Or request a phase noise report for this design.	Ask for Help Have a question about your design? Click <u>here</u> to get assistance

Figure 6.11. View Design Report

Your configuration's design report will appear in a new window, as shown below. Compare the observed output clocks to the frequencies and formats noted in your default project's Design Report.

😆 Si5348 Design Report	- • ×
Design Report	
Design	
Host Interface:	
I/O Power Supply: VDD (Core) SPI Mode: 4-Wire	
I2C Address Range: 108d to 111d / 0x6C to 0x6F (selected via A0/A1 pins)	
XA/XB: 48 MHz (XTAL - Crystal)	
222.	
REF: 12.8 MHz [12 + 4/5 MHz]	
DSPLL B	
Inputs:	
INO: 25 MHz	
Standard	
DSPLL A,C,D IN1: 10 MHz	
Standard	
DSPLL A,C,D	
IN2: 156.25 MHz [156 + 1/4 MHz]	
Standard DSPLL A,C,D	
IN3: Unused	
IN4: Unused	
Outputs:	
OUTO: 10 MHz	
Enabled, LVDS 2.5 V DSPLL C	
OUT1: 156.25 MHz [156 + 1/4 MHz]	
Enabled, LVDS 2.5 V	
DSPLL D	
OUT2: 156.25 MHz [156 + 1/4 MHz] Enabled, LVDS 2.5 V	
DSPLLA	
OUT3: 125 MHz	
Enabled, LVDS 2.5 V	
DSPLL D OUT4: 25 MHz	
Enabled, LVDS 2.5 V	
DSPLL C	
OUTS: 25 MHz	
Enabled, LVDS 2.5 V DSPLL A	
OUT6: 1 Hz	
Enabled, LVDS 2.5 V	
DSPLL A	
Fromioner Dian	w
Copy to Clipboard Save Report Ask for Help	Close

Figure 6.12. Design Report Window

6.6.2 Verify Locked Mode Operation

Assuming you connect the correct input clocks to the EVB (as noted in the Design Report shown above), the DUT on your EVB will be running in "locked" mode.

6.7 Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration

To modify the "default" configuration using the CBPro Wizard, click on any of the underlined fields below the header "Edit Configuration with Wizard". You can also pull down on the "Design Dashboard" menu and select a design step.

B Si5348 EVB Default Configuration - ClockBuilder Pro	
ClockBuilder Pro v2.26.0.1 🍫 (standard frequency planner)	(no setting overrides) SILICON LABS
Design Dashboard 🔻	Configuring Si5348AB Rev E
Default plan for Si5348 EVB has been loaded. You can make edits to t	he EVB's configuration using the interactive Wizard.
Edit Configuration with Wizard Design ID & Notes · Revision · Host Interface · XAXB & REF · Free Run · Inputs · Input Clock Select · Outputs · DCO · Output Drivers · DSPLL · LOS · OOF · LOL · INTR	Evaluation Board Detected Si5348A Rev E EVB Write Design to EVB Open EVB GUI
Save Design to Project File Your configuration is stored to a project file, which can be opened in ClockBuilder Pro at a later time.	You can export your configuration to a format suitable for in-system programming.
Design Report & Datasheet Addendum You can view a <u>design report (text</u>) or create a <u>draft datasheet addendum (PDF)</u> for your design.	Documentation Si5348 Rev D Reference Manual Si5348 Rev D Datasheet Si5348 Rev D EVB User's Guide
Silicon Labs Cloud Services You can <u>create a custom part number</u> for your design, which can be used to order factory pre-programmed devices. Or <u>request a phase noise report</u> for this design.	Ask for Help Have a question about your design? Click here to get assistance.
🕒 Frequency Plan Valid 🥥 Design OK 🔅 Pd: 1.136 W, Tj: 94 °C	Home Close

Figure 6.13. Edit Configuration with Wizard

You will now be taken to the Wizard's step-by-step menus to allow you to change any of the default plan's operating configurations.

CB Si5348 EVB Default Configuration - ClockBuilder Pro			
ClockBuilder Pro v2.26.0.1 🍫 (standard frequency planner) (no setting overrides)	SIL	CON	LABS
Step 1 of 15 - Design ID & Notes 🔻	Configuri	ing Si534	BAB Rev E
Step 1 of 15 - Design ID & Notes Design ID The device has 8 registers, DESIGN_ID0 through DESIGN_ID7, that can be used to store a design/configuration/r Design ID: 5348EVB4 (optional; max 8 characters) The string you enter here is stored as ASCII bytes in registers DESIGN_ID0 through DESIGN. Padding Mode: Image: NULL Padded If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be pad character). Image: Space Padded If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be pad character). Image: Space Padded If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be pad character). Design Notes Enter anything you want here. The text is stored in your project file and included in design reports and custom p While the text is word wrapped in reports, you can use newlines to start a new paragraph.	ID7. Jded with 0x00	er, bytes (aka l bytes (spac	NULL
Frequency Plan Valid O Design OK 💬 Pd: 1.136 W, Tj: 94 °C Write to EVB < Back	Next >	Finish	Cancel
	ivext >	FINISH	cancer

Figure 6.14. Design ID and Notes

Note you can click on the icon on the lower left hand corner of the menu to confirm if your frequency plan is valid. After making your desired changes, you can click on "Write to EVB" to update the DUT to reconfigure your device in real time. The Design Write status window will appear each time you make a change.

Writing Si5348 I	Design to EVB		
Address 0x0222			

Figure 6.15. Writing Design Status

6.8 Workflow Scenario #3: Testing a User-Created Device Configuration

To test a previously created user configuration, open the CBPro Wizard by clicking on the icon on your desktop and then selecting "Open Design Project File".




Figure 6.16. Open Design Project File

Locate your CBPro design file (*.slabtimeproj or *.sitproj file) in the Windows file browser.




Figure 6.17. Browse to Project File

Select "Yes" when the WRITE DESIGN to EVB popup appears:




Figure 6.18. Write Design to EVB Dialog

The progress bar will be launched. Once the new design project file has been written to the device, verify the presence and frequencies of your output clocks and other operating configurations using external instrumentation.

6.9 Exporting the Register Map File for Device Programming by a Host Processor

You can also export your configuration to a file format suitable for in-system programming by selecting "Export" as shown below:




Figure 6.19. Export Register Map File

You can now write your device's complete configuration to file formats suitable for in-system programming.

troduction	Register File	Settings File	Multi-Project Register/Se	ttings	Regmap		
About Regis	ter Export						
This export (vill contain th	e registers tha	t need to be written to th	e Si534	8 to achie	ve your des	ign/
configuratio							
			/ailable. Type CBProProje	ectRegi	stersExpor	thelp fro	m a
command p	rompt to lear	i more.					
Options							
Export Type	:						
O Comn	a Separated	Values (CSV) F	ile				
Each I	ine in the file		lata pair in hexadecimal f	ormat.	A comma s	eparates t	he address
and d	ata fields.						
	e Header File						
			ressed in C code via an a	rray of	address, da	ta pairs. Th	is can be
,	directly in firm summary head						
-			will be included at the top	p of the	file. Each	line in the l	neader will
		haracter. The h	neader will contain some	basic in	formation	about the	design, tool,
	nestamp.						
		write control r	egister writes itten before and after writ	ting the	volatile co	onfiguration	n registers
			ing configuration downlo				
		lete. You can t	turn inclusion of this sequ	ience o	ff if your h	ost system	is managing
	ess already.						
🔄 I am tar	geting pre-pr	oduction samp	les 🕜				
			v Export Save to	o File			

Figure 6.20. Export Settings

UG362: Si5348-E Evaluation Board User's Guide • Writing a New Frequency Plan or Device Configuration to Non-Volatile Memory (OTP)

7. Writing a New Frequency Plan or Device Configuration to Non-Volatile Memory (OTP)

Note: Writing to the device non-volatile memory (OTP is **NOT** the same as writing a configuration into the Si5348 using ClockBuilder-PRo on the Si5348-E EVB). Writing a configuration into the EVB from ClockBuilderPro is done using Si5348 RAM space and can be done a virtually unlimited numbers of times. Writing to OTP is limited as described below.

Refer to the Si534x/8x Family Reference Manuals and device data sheets for information on how to write a configuration to the EVB DUT's non-volatile memory (OTP). The OTP can be programmed a maximum of two times only. Care must be taken to ensure the desired configuration is valid when choosing to write to OTP

UG362: Si5348-E Evaluation Board User's Guide • Serial Device Communications (Si53848 <-> MCU)

8. Serial Device Communications (Si53848 <-> MCU)

8.1 Onboard SPI Support

The MCU onboard the Si5348-E-EVB communicates with the Si5348 device through a 4-wire SPI (Serial Peripheral Interface) link. The MCU is the SPI master and the Si5348 device is the SPI slave. The Si5348 device can also support a 2-wire I²C serial interface, although the Si5348-E-EVB does NOT support the I²C mode of operation. SPI mode was chosen for the EVB because of the relatively higher speed transfers supported by SPI vs. I²C.

8.2 External I²C Support

I²C can be supported if driven from an external I²C controller. The serial interface signals between the MCU and Si5348 pass through shunts loaded on header J36. These jumper shunts must be installed in J36 for normal EVB operation using SPI with CBPro. If testing of I²C operation via external controller is desired, the shunts in J36 can be removed thereby isolating the on-board MCU from the Si5348 device. The shunt at J4 (I2C_SEL) must also be removed to select I²C as Si5348 interface type. An external I²C controller connected to the Si5348 side of J36 can then communicate to the Si5348 device. (For more information on I²C signal protocol, please refer to the Si5348 data sheet.)

The figure below illustrates the J36 header schematic. J36 even numbered pins (2, 4, 6, etc.) connect to the Si5348 device and the odd numbered pins (1, 3, 5, etc.) connect to the MCU. Once the jumper shunts have been removed from J36 and J4, I²C operation should use J36 pin 4 (DUT_SDA_SDIO) as the I²C SDA and J36 pin 8 (DUT_SCLK) as the I²C SCLK. Please note the external I²C controller will need to supply its own I²C signal pull-up resistors.




Figure 8.1. Serial Communications Header J36

UG362: Si5348-E Evaluation Board User's Guide • Si5348-E-EVB Schematic and Bill of Materials (BOM)

9. Si5348-E-EVB Schematic and Bill of Materials (BOM)

The Si5348-E-EVB Schematic and Bill of Materials (BOM) can be found online at:

http://www.silabs.com/products/clocksoscillators/pages/si538x-4x-evb.aspx

Note: Please be aware that the Si5348-E-EVB schematic is in OrCad Capture *hierarchical format* and not in a typical "flat" schematic format.