

Si5391 Data Sheet

Ultra Low-Jitter, 12-Output, Any-Frequency, Any-Output Clock Generator

The any-frequency, any-output Si5391 clock generators combine a wide-band PLL with proprietary MultiSynth™ fractional synthesizer technology to offer a versatile and high performance clock generator platform. This highly flexible architecture is capable of synthesizing a wide range of integer and non-integer related frequencies up to 1 GHz on 12 differential clock outputs while delivering sub-100 fs rms phase jitter performance optimized for 100G/200G/400G applications. Each of the clock outputs can be assigned its own format and output voltage enabling the Si5391 to replace multiple clock ICs and oscillators with a single device making it a true "clock tree on a chip."


The Si5391 can be quickly and easily configured using ClockBuilderPro software. Custom part numbers are automatically assigned using ClockBuilder™ Pro for fast, free, and easy factory pre-programming or the Si5391 can be programmed via I2C and SPI serial interfaces.

Applications:

- 100/200/400G switches
- 56G/112G PAM4 SerDes reference clocks
- Clock tree generation replacing XOs, buffers, signal format translators
- Clocking for FPGAs, processors, memory
- Ethernet switches/routers
- OTN framers/mappers/processors

KEY FEATURES

- Generates any combination of output frequencies from any input frequency
- Ultra-low jitter performance
 - 69fs RMS (Precision Calibration)
 - 75fs RMS (integer mode)
 - 115fs RMS (fractional mode)
- Input frequency range:
 - External crystal: 25 to 54 MHz
 - Differential clock: 10 to 750 MHz
 - LVCMOS clock: 10 to 250 MHz
- Output frequency range:
 - Differential: 100 Hz to 1028 MHz
 - LVCMOS: 100 Hz to 250 MHz
- Highly configurable outputs compatible with LVDS, LVPECL, LVCMOS, CML, and HCSL with programmable signal amplitude
- Si5391: 4 input, 12 output, 64-QFN 9x9mm



1. Features List

The Si5391 features are listed below:

- Generates any combination of output frequencies from any input frequency
- Ultra-low phase jitter performance
 - 69fs RMS (Precision Calibration)
 - 75fs RMS (integer mode)
 - 115fs RMS (fractional mode)
- Input frequency range:
 - External crystal: 25 to 54 MHz
 - Differential clock: 10 to 750 MHz
 - LVCMOS clock: 10 to 250 MHz
- Output frequency range:
 - Differential: 100 Hz to 1028 MHz
 - LVCMOS: 100 Hz to 250 MHz
- Highly configurable outputs compatible with LVDS, LVPECL, LVCMOS, CML, and HCSL with programmable signal amplitude
- Optional zero delay mode
- Glitchless on the fly output frequency changes
- DCO mode: as low as 0.001 ppb steps
- Core voltage
 - VDD: 1.8 V \pm 5%
 - VDDA: 3.3 V \pm 5%
- Independent output clock supply pins
 - 3.3 V, 2.5 V, or 1.8 V
- Serial interface: I2C or SPI
- In-circuit programmable with non-volatile OTP memory
- ClockBuilder Pro software simplifies device configuration
- 64-QFN 9x9mm
- Temperature range: -40 to $+85$ °C
- Pb-free, RoHS-6 compliant

2. Related Documents

Document/Resource	Description/URL
Si5391 Family Reference Manual	https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/reference-manuals/si5391-reference-manual.pdf
Crystal Reference Manual	https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/reference-manuals/si534x-8x-9x-recommended-crystals-rm.pdf
Si5391A-A-EVB User Guide	https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/user-guides/ug352-si5391a-a-evb.pdf
Quality and Reliability	https://www.skyworksinc.com/Quality
Development Kits	https://www.skyworksinc.com/en/Products/Timing
ClockBuilder Pro (CBPro) Software	https://www.skyworksinc.com/en/Application-Pages/Clockbuilder-Pro-Software


3. Ordering Guide

Table 3.1. Si5391 Ordering Guide

Ordering Part Number (OPN)	Number of Input/Output Clocks	Output Clock Frequency Range (MHz)	Frequency Synthesis Mode	Package	Temperature Range
Si5391A-A-GM ^{1, 2}	4/12	0.001 to 1028	Integer and Fractional	64-QFN 9x9mm	-40 to 85C
Si5391B-A-GM ^{1, 2}		0.001 to 350			
Si5391C-A-GM ^{1, 2}		0.001 to 1028	Integer Only		
Si5391D-A-GM ^{1, 2}		0.001 to 350			
Si5391P-A-GM	Crystal / 12	Up to 3 domains (see 4.5.2 Grade P)	Precision Calibration		
Si5391A-A-EVB	4 / 12	Any-Frequency, Any Output	Integer and Fractional	Evaluation Board (A/B/C/D Grades)	
Si5391P-A-EVB	Crystal / 12	Ultra low jitter clocks for 56G/112G SerDes	Precision Calibration	Evaluation Board (P Grade)	

Note:

1. Add an R at the end of the OPN to denote tape and reel ordering options.
2. Custom, factory pre-programmed devices are available. Ordering part numbers are assigned by Skyworks and the ClockBuilder Pro software utility. Custom part number format is: e.g., Si5391A-Axxxxx-GM, where "xxxxx" is a unique numerical sequence representing the preprogrammed configuration.



*See Ordering Guide table for current product revision
 ** 5 digits; assigned by ClockBuilder Pro

Figure 3.1. Ordering Part Number Fields

Table of Contents

1. Features List	2
2. Related Documents	3
3. Ordering Guide	4
4. Functional Description	7
4.1 Power-up and Initialization	7
4.2 Frequency Configuration	7
4.3 Inputs	7
4.3.1 XA/XB Clock and Crystal Input	8
4.3.2 Input Clocks (IN0, IN1, IN2)	9
4.3.3 Input Selection (IN0, IN1, IN2, XA/XB)	10
4.4 Fault Monitoring	10
4.4.1 Status Indicators	10
4.4.2 Interrupt Pin (INTRb)	10
4.5 Outputs	11
4.5.1 Grade A/B/C/D	11
4.5.2 Grade P	11
4.5.3 Output Signal Format	11
4.5.4 Differential Output Terminations	12
4.5.5 Programmable Common Mode Voltage for Differential Outputs	12
4.5.6 LVCMOS Output Terminations	12
4.5.7 LVCMOS Output Impedance and Drive Strength Selection	13
4.5.8 LVCMOS Output Signal Swing	13
4.5.9 LVCMOS Output Polarity	13
4.5.10 Output Enable/Disable	13
4.5.11 Output Driver State When Disabled	13
4.5.12 Synchronous/Asynchronous Output Disable Feature	13
4.5.13 Zero Delay Mode (Grade A/B/C/D)	14
4.5.14 Output Crosspoint	14
4.5.15 Digitally Controlled Oscillator (DCO) Modes	14
4.6 Power Management	15
4.7 In-Circuit Programming	15
4.8 Serial Interface	15
4.9 Custom Factory Preprogrammed Devices	15
4.10 Enabling Features and/or Configuration Settings Not Available in ClockBuilder Pro for Factory Pre-Programmed Devices	15
5. Register Map	17
5.1 Addressing Scheme	17
6. Electrical Specifications	18
7. Detailed Block Diagrams	32

8. Typical Operating Characteristics 33

9. Pin Descriptions 34

10. Package Outlines 39

 10.1 Si5391 9x9 mm 64-QFN Package Diagram 39

11. PCB Land Pattern 40

12. Top Marking 42

13. Device Errata 43

14. Revision History. 44

4. Functional Description

The Si5391 combines a wide band PLL with next generation MultiSynth technology to offer the industry's most versatile and high performance clock generator. The PLL locks to either an external **crystal** between XA/XB or to an external **clock** connected to XA/XB or IN0, 1, 2. A fractional or integer multiplier takes the selected input clock or crystal frequency up to a very high frequency that is then divided by the MultiSynth output stage to any frequency in the range of 100 Hz to 1 GHz on each output. The MultiSynth stage can divide by both integer and fractional values. The high-resolution fractional MultiSynth dividers enable true any-frequency input to any-frequency on any of the outputs. The output drivers offer flexible output formats which are independently configurable on each of the outputs. This clock generator is fully configurable via its serial interface (I²C/SPI) and includes in-circuit programmable non-volatile memory.

4.1 Power-up and Initialization

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. No clocks will be generated until the initialization is done. There are two types of resets available. A hard reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be restored to their initial state including the serial interface. A hard reset is initiated using the RSTb pin or by asserting the hard reset bit. A soft reset bypasses the NVM download. It is simply used to initiate register configuration changes.




Figure 4.1. Si5391 Power-Up and Initialization

4.2 Frequency Configuration

The phase-locked loop is fully contained and does not require external loop filter components to operate. Its function is to phase lock to the selected input and provide a common reference to the MultiSynth high-performance fractional dividers.

A crosspoint mux connects any of the MultiSynth divided frequencies to any of the outputs drivers. Additional output integer dividers provide further frequency division by an even integer from 2 to $(2^{25})-2$. The frequency configuration of the device is programmed by setting the input dividers (P), the PLL feedback fractional divider (M_n/M_d), the MultiSynth fractional dividers (N_n/N_d), and the output integer dividers (R). Skyworks's ClockBuilder Pro configuration utility determines the optimum divider values for any desired input and output frequency plan.

4.3 Inputs

The Si5391 requires either an external crystal at its XA/XB pins or an external clock at XA/XB or IN0, 1, 2.

4.3.1 XA/XB Clock and Crystal Input

An internal crystal oscillator exists between pin XA and XB. When this oscillator is enabled, an external crystal connected across these pins will oscillate and provide a clock input to the PLL. A crystal frequency of 25 MHz can be used although crystals in the frequency range of 48 MHz to 54 MHz are recommended for best jitter performance. The [Si5391 Family Reference Manual](#) provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance. Refer to [Table 6.12 Crystal Specifications on page 30](#) for crystal specifications. Si5391P must use a 48 MHz crystal input.

To achieve optimal jitter performance and minimize BOM cost, a crystal is recommended on the XA/XB reference input. A clock (e.g., XO) may be used in lieu of the crystal, but it will result in higher output jitter. See the [Si5391 Family Reference Manual](#) for more information.

Selection between the external XTAL or input clock is controlled by register configuration. The internal crystal load capacitors (C_L) are disabled in the input clock mode. Refer to [Table 6.3 Input Clock Specifications \(A/B/C/D Grades\) on page 20](#) for the input clock requirements at XAXB. Both a single-ended or a differential input clock can be connected to the XA/XB pins as shown in the figure below. A P_{XAXB} divider is available to accommodate external clock frequencies higher than 54 MHz.




Figure 4.2. XAXB External Crystal and Clock Connections

4.3.2 Input Clocks (IN0, IN1, IN2)

Three different formats are supported: Standard Differential/Single-Ended, Standard LVCMOS or Pulsed CMOS (See Family Reference Manual for more details). The recommended input termination schemes are shown in the figure below. Input clock support is not available on Precision Calibration Si5391P.




Figure 4.3. Termination of Differential and LVCMOS Input Signals

4.3.3 Input Selection (IN0, IN1, IN2, XA/XB)

The active clock input is selected using the IN_SEL[1:0] pins or by register control. A register bit determines input selection as pin or register selectable. There are internal pull ups on the IN_SEL pins.

Table 4.1. Manual Input Selection Using IN_SEL[1:0] Pins

IN_SEL[1:0]		Selected Input
0	0	IN0
0	1	IN1
1	0	IN2
1	1	XA/XB

4.4 Fault Monitoring

The Si5391 provides fault indicators which monitor loss of signal (LOS) of the inputs (IN0, IN1, IN2, XA/XB, FB_IN) and loss of lock (LOL) for the PLL as shown in the figure below.




Figure 4.4. LOS and LOL Fault Monitors

4.4.1 Status Indicators

The state of the status monitors are accessible by reading registers through the serial interface or with a dedicated pin (LOLb). Each of the status indicator register bits has a corresponding sticky bit in a separate register location. Once a status bit is asserted its corresponding sticky bit (_FLG) will remain asserted until cleared. Writing a logic zero to a sticky register bit clears its state.

4.4.2 Interrupt Pin (INTRb)

An interrupt pin (INTRb) indicates a change in state with any of the status registers. All status registers are maskable to prevent assertion of the interrupt pin. The state of the INTRb pin is reset by clearing the status registers.

4.5 Outputs

The Si5391 supports 12 differential output drivers which can be independently configured as differential or LVCMOS.

Each driver has a configurable voltage swing and common mode voltage covering a wide variety of differential signal formats. In addition to supporting differential signals, any of the outputs can be configured as single-ended LVCMOS (3.3 V, 2.5 V, or 1.8 V) providing up to 24 single-ended outputs, or any combination of differential and single-ended outputs.

4.5.1 Grade A/B/C/D

The Si539x grades A/B/C/D can generate any output frequency in any format. These devices are available as a preprogrammed option or can be written to the device via I²C. The input/output frequency plan determines whether the output divider operates in integer or fractional mode. In the fractional mode, the device can generate any output frequency or any format from any input frequency with best-in-class jitter. Some frequency plans allow the user to use an integer mode that delivers even lower jitter. See the family reference manual for more details.

4.5.2 Grade P

Applications using 56G/112G PAM4 SerDes require ultra-low jitter reference clocks, with RMS phase jitter performance below 100 fs RMS. The Precision Calibration Grade P option calibrates out linearity errors to deliver the world's best jitter performance over a wide range of frequency plans.

Si5391P supports up to 3 clock domains, featuring RMS phase jitter performance of 95 fs MAX on 156.25 MHz and 312.5 MHz frequencies. The frequencies supported by the 3 domains are as follows:

- Domain#1: 156.25/312.5/625 MHz
- Domain#2: 25/50/100/125/200/156.25/312.5/625 MHz
- Domain#3: 25/50/100/125/200/156.25/312.5/625/322.265625/644.53125 MHz

The following examples provide an overview of the 3 domains:

The external reference used on the XA/XB pins of the P grade is restricted to a 48 MHz crystal. No other values of crystal or other reference sources are allowed (XO, VCXO, clock input). Designs that require alternative crystal frequencies must use Si5391A/B/C/D options instead.

Additional design rules must be followed to achieve the 95fs MAX phase jitter performance on the 156.25MHz and/or 312.5MHz output clocks. The Si5391 Family Reference Manual outlines the details of these design rules.

4.5.3 Output Signal Format

The differential output amplitude and common mode voltage are both fully programmable and compatible with a wide variety of signal formats including LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS (3.3 V, 2.5 V, or 1.8 V) drivers providing up to 24 single-ended outputs, or any combination of differential and single-ended outputs.

4.5.4 Differential Output Terminations

The differential output drivers support both ac-coupled and dc-coupled terminations as shown in the figure below.




Figure 4.5. Supported Differential Output Terminations

4.5.5 Programmable Common Mode Voltage for Differential Outputs

The common mode voltage (V_{CM}) for the differential modes are programmable so that LVDS specifications can be met and for the best signal integrity with different supply voltages. When dc coupling the output driver it is essential that the receiver should have a relatively high common mode impedance so that the common mode current from the output driver is very small.

4.5.6 LVCMOS Output Terminations

LVCMOS outputs are typically dc-coupled, as shown in the figure below.




Figure 4.6. LVCMOS Output Terminations

4.5.7 LVCMOS Output Impedance and Drive Strength Selection

Each LVCMOS driver has a configurable output impedance. It is highly recommended that the minimum output impedance (strongest drive setting) is selected and a suitable series resistor (Rs) is chosen to match the trace impedance.

Table 4.2. Nominal Output Impedance vs. OUTx_CMOS_DRV (register)

VDDO	CMOS_DRIVE_Selection		
	OUTx_CMOS_DRV=1	OUTx_CMOS_DRV=2	OUTx_CMOS_DRV=3
3.3 V	38 Ω	30 Ω	22 Ω
2.5 V	43 Ω	35 Ω	24 Ω
1.8 V	—	46 Ω	31 Ω

Note: Refer to the [Si5391 Family Reference Manual](#) for more information on register settings.

4.5.8 LVCMOS Output Signal Swing

The signal swing (V_{OL}/V_{OH}) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers.

4.5.9 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and OUTxb). By default the clock on the OUTxb pin is generated with complementary polarity with the clock on the OUTx pin. The LVCMOS OUTx and OUTxb outputs can also be generated in phase.

4.5.10 Output Enable/Disable

The OEb pin provides a convenient method of disabling or enabling the output drivers. When the OEb pin is held high all outputs will be disabled. When held low, the outputs will be enabled. Outputs in the enabled state can be individually disabled through register control.

4.5.11 Output Driver State When Disabled

The disabled state of an output driver is configurable as: disable low or disable high.

4.5.12 Synchronous/Asynchronous Output Disable Feature

Outputs can be configured to disable synchronously or asynchronously. The default state is synchronous output disable. In synchronous disable mode the output will wait until a clock period has completed before the driver is disabled. This prevents unwanted runt pulses from occurring when disabling an output. In asynchronous disable mode the output clock will disable immediately without waiting for the period to complete.

4.5.13 Zero Delay Mode (Grade A/B/C/D)

A zero delay mode is available for applications that require fixed and consistent minimum delay between the selected input and outputs. The zero delay mode is configured by opening the internal feedback loop through software configuration and closing the loop externally as shown in the figure below. This helps to cancel out the internal delay introduced by the dividers, the crosspoint, the input, and the output drivers. Any one of the outputs can be fed back to the FB_IN pins, although using the output driver that achieves the shortest trace length will help to minimize the input-to-output delay. It is recommended to connect OUT9A to FB_IN for external feedback. The FB_IN input pins must be terminated and ac-coupled when zero delay mode is used. A differential external feedback path connection is necessary for best performance.




Figure 4.7. Si5391 Zero Delay Mode Setup

4.5.14 Output Crosspoint

The output crosspoint allows any of the N dividers to connect to any of the clock outputs.

4.5.15 Digitally Controlled Oscillator (DCO) Modes

Each MultiSynth can be digitally controlled so that all outputs connected to the MultiSynth change frequency in real time without any transition glitches. There are two ways to control the MultiSynth to accomplish this task:

- Use the Frequency Increment/Decrement Pins or register bits.
- Write directly to the numerator of the MultiSynth divider.

An output that is controlled as a DCO is useful for simple tasks such as frequency margining or CPU speed control. The output can also be used for more sophisticated tasks such as FIFO management by adjusting the frequency of the read or write clock to the FIFO or using the output as a variable Local Oscillator in a radio application.

4.5.15.1 DCO with Frequency Increment/Decrement Pins/Bits

Each of the MultiSynth fractional dividers can be independently stepped up or down in predefined steps with a resolution as low as 0.001 ppb. Setting of the step size and control of the frequency increment or decrement is accomplished by setting the step size with the 44 bit Frequency Step Word (FSTEPW). When the FINC or FDEC pin or register bit is asserted the output frequency will increment or decrement respectively by the amount specified in the FSTEPW.

4.5.15.2 DCO with Direct Register Writes

When a MultiSynth numerator and its corresponding update bit is written, the new numerator value will take effect and the output frequency will change without any glitches. The MultiSynth numerator and denominator terms can be left and right shifted so that the least significant bit of the numerator word represents the exact step resolution that is needed for your application.

4.6 Power Management

Several unused functions can be powered down to minimize power consumption. Consult the [Si5391 Family Reference Manual](#) and ClockBuilder Pro configuration utility for details.

4.7 In-Circuit Programming

The Si5391 is fully configurable using the serial interface (I²C or SPI). At power-up the device downloads its default register values from internal non-volatile memory (NVM). Application specific default configurations can be written into NVM allowing the device to generate specific clock frequencies at power-up. Writing default values to NVM is in-circuit programmable with normal operating power supply voltages applied to its V_{DD} and V_{DDA} pins. The NVM is two time writable. Once a new configuration has been written to NVM, the old configuration is no longer accessible. Refer to the [Si5391 Family Reference Manual](#) for a detailed procedure for writing registers to NVM.

4.8 Serial Interface

Configuration and operation of the Si5391 is controlled by reading and writing registers using the I²C or SPI interface. The I2C_SEL pin selects I²C or SPI operation. Communication with both 3.3 V and 1.8 V host is supported. The SPI mode operates in either 4-wire or 3-wire. See the [Si5391 Family Reference Manual](#) for details.

4.9 Custom Factory Preprogrammed Devices

For applications where a serial interface is not available for programming the device, custom pre-programmed parts can be ordered with a specific configuration written into NVM. A factory pre-programmed device will generate clocks at power-up. Use the ClockBuilder Pro custom part number wizard (<https://www.skyworksinc.com/en/Application-Pages/Clockbuilder-Pro-Software>) to quickly and easily request and generate a custom part number for your configuration. In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Skyworks sales representative. Samples of your pre-programmed device will ship to you typically within two weeks.

4.10 Enabling Features and/or Configuration Settings Not Available in ClockBuilder Pro for Factory Pre-Programmed Devices

As with essentially all software utilities, ClockBuilder Pro is continuously updated and enhanced. By registering at <http://www.skyworksinc.com> and opting in for updates to software, you will be notified whenever changes are made and what the impact of those changes are. This update process will ultimately enable ClockBuilder Pro users to access all features and register setting values documented in this data sheet and the [Si5391 Family Reference Manual](#). However, if you must enable or access a feature or register setting value so that the device starts up with this feature or a register setting, but the feature or register setting is NOT yet available in CBPro, you must [contact a Skyworks applications engineer](#) for assistance. An example of this type of feature or custom setting is the customizable amplitudes for the clock outputs. After careful review of your project file and custom requirements, a Skyworks applications engineer will email back your CBPro project file with your specific features and register settings enabled, using what is referred to as the manual "settings override" feature of CBPro. "Override" settings to match your request(s) will be listed in your design report file. Examples of setting "overrides" in a CBPro design report are shown below:

Table 4.3. Setting Overrides

Location	Name	Type	Target	Dec Value	Hex Value
0128[6:4]	OUT6_AMPL	User	OPN & EVB	5	5

Once you receive the updated design file, simply open it in CBPro. After you create a custom OPN, the device will begin operation after startup with the values in the NVM file, including the Skyworks-supplied override settings.




Figure 4.8. Flowchart to Order Custom Parts with Features not Available in CBPro

Note: Contact Skyworks Technical Support at www.skyworksinc.com/support-ia.

5. Register Map

The register map is divided into multiple pages where each page has 256 addressable registers. Page 0 contains frequently accessible registers such as alarm status, resets, device identification, etc. Other pages contain registers that need less frequent access such as frequency configuration, and general device settings. Refer to the [Si5391 Family Reference Manual](#) for a complete list of register descriptions and settings.

Note: It is strongly recommended that ClockBuilder Pro be used to create and manage register settings.

5.1 Addressing Scheme

The device registers are accessible using a 16-bit address which consists of an 8-bit page address + 8-bit register address. By default the page address is set to 0x00. Changing to another page is accomplished by writing to the 'Set Page Address' byte located at address 0x01 of each page.

6. Electrical Specifications

Table 6.1. Recommended Operating Conditions¹

Parameter	Symbol	Min	Typ	Max	Units
Ambient Temperature	T_A	-40	25	85	°C
Junction Temperature	T_{JMAX}	—	—	125	°C
Core Supply Voltage	V_{DD}	1.71	1.80	1.89	V
	V_{DDA}	3.14	3.30	3.47	V
Output Driver Supply Voltage	V_{DDO}	3.14	3.30	3.47	V
		2.37	2.50	2.62	V
		1.71	1.80	1.89	V

Note:



1. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.

Table 6.2. DC Characteristics(V_{DD}=1.8V ± 5%, V_{DDA}=3.3V ± 5%, V_{DDO}=1.8V ± 5%, 2.5V ± 5%, or 3.3V ± 5%, T_A= -40 to 85°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Core Supply Current ¹	I _{DD}	Si5391	—	130	260	mA
	I _{DDA}	Si5391	—	125	140	mA
Output Buffer Supply Current	I _{DDOx}	LVPECL Output ² @ 156.25 MHz	—	22	26	mA
		LVDS Output ² @ 156.25 MHz	—	15	18	mA
		3.3 V LVCMOS ³ output @ 156.25 MHz	—	22	30	mA
		2.5 V LVCMOS ³ output @ 156.25 MHz	—	18	23	mA
		1.8 V LVCMOS ³ output @ 156.25 MHz	—	12	16	mA
Total Power Dissipation ^{1, 4}	P _d	Si5391	—	950	1350	mW

Note:

- Si5391 test configuration: 7 x 2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.
- Differential outputs terminated into an ac-coupled 100 Ω load.
- LVCMOS outputs measured into a 6-inch 50 Ω PCB trace with 4.7 pF load. The LVCMOS outputs were set to OUT_x_CMOS_DRV=3, which is the strongest driver setting. Refer to the [Si5391 Family Reference Manual](#) for more details on register settings.


Differential Output Test Configuration**LVCMOS Output Test Configuration**

- Detailed power consumption for any configuration can be estimated using ClockBuilderPro when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.

Table 6.3. Input Clock Specifications (A/B/C/D Grades)(V_{DD} = 1.8 V ± 5%, V_{DDA} = 3.3 V ± 5%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Standard Input Buffer with Differential or Single-Ended - AC-Coupled (IN0/IN0b, IN1/IN1b, IN2/IN2b, FB_IN/FB_INb)						
Input Frequency Range	f _{IN}	Differential	10	—	750	MHz
		All Single-ended Signals (including LVCMOS)	10	—	250	MHz
Input Voltage Swing ¹	V _{IN}	Differential AC-coupled f _{IN} < 250 MHz	100	—	1800	mVpp _{se}
		Differential AC-coupled 250 MHz < f _{IN} < 750 MHz	225	—	1800	mVpp _{se}
		Single-ended AC-coupled f _{IN} < 250 MHz	100	—	3600	mVpp _{se}
Slew Rate ²	SR		400	—	—	V/μs
Duty Cycle	DC		40	—	60	%
Input Capacitance	C _{IN}		—	2.4	—	pF
Input Resistance Differential	R _{IN_DIFF}		—	16	—	kΩ
Input Resistance Single-Ended	R _{IN_SE}		—	8	—	kΩ
CMOS Input Buffer - DC Coupled (IN0, IN1, IN2, IN4)³						
Input Frequency	f _{IN_CMOS}		0.008	—	250	MHz
Input Voltage (See Family Reference Manual for details)	V _{IL}	CMOS_HI_THR = 0	—	—	0.4	V
	V _{IH}		0.8	—	—	V
	V _{IL}	CMOS_HI_THR = 1	—	—	0.8	V
	V _{IH}		1	—	—	V
Slew Rate ²	SR		400	—	—	V/μs
Duty Cycle	DC		40	—	60	%
Minimum Pulse Width	PW	Pulse Input	1.6	—	—	ns
Input Resistance	R _{IN}		—	8	—	kΩ
REFCLK (Applied to XA/XB)⁴						
Input Frequency Range	f _{IN}	Full operating range. Jitter performance may be reduced.	10	—	200	MHz
		Range for best jitter.	48	—	54	MHz
Input Single-ended Voltage Swing	V _{IN_SE}		365	—	2000	mVpp _{se}
Input Differential Voltage Swing	V _{IN_DIFF}		365	—	2500	mVpp _{diff}

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Slew Rate ²	SR	Imposed for best jitter performance	400	—	—	V/ μ s
Duty Cycle	DC		40	—	60	%

Note:

1. Voltage swing is specified as single-ended mVpp.
2. Imposed for jitter performance.
3. DC-coupled CMOS Input Buffer selection is not supported in ClockBuilder Pro for new designs. For single-ended LVCMOS inputs to IN0,1,2 it is required to ac-couple into the differential input buffer.
4. Clock input is not supported on Si5391P, Precision Calibration mode.

Table 6.4. Control Input Pin Specifications

($V_{DD} = 1.8\text{ V} \pm 5\%$, $V_{DDA} = 3.3\text{ V} \pm 5\%$, $V_{DDS} = 3.3\text{ V} \pm 5\%$, $1.8\text{ V} \pm 5\%$, $T_A = -40\text{ to }85\text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Si5391 Control Input Pins (I2C_SEL, IN_SEL[1:0], RSTb, OEb, SYNCb, A1/SDO, SCLK, A0/CSb, FINC, FDEC, SDA/SDIO)						
Input Voltage	V_{IL}		—	—	$0.3 \times V_{DDIO}^1$	V
	V_{IH}		$0.7 \times V_{DDIO}^1$	—	—	V
Input Capacitance	C_{IN}		—	2	—	pF
Input Resistance	R_{IN}		—	20	—	k Ω
Minimum Pulse Width	T_{PW}	RSTb, SYNCb, FINC, and FDEC	100	—	—	ns
Frequency Update Rate	F_{UR}	FINC and FDEC	—	—	1	MHz

Note:


1. V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD} . Refer to the [Si5391 Family Reference Manual](#) for more details on register settings.

Table 6.5. Differential Clock Output Specifications(V_{DD}=1.8 V ± 5%, V_{DDA}= 3.3 V ± 5%, V_{DDO}= 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 5%, T_A= –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
Output Frequency	f _{OUT}	MultiSynth not used	0.0001	—	720	MHz	
			733.33	—	800.00		
			825	—	1028		
		MultiSynth used	0.0001	—	720	MHz	
Duty Cycle	DC	f _{OUT} < 400 MHz	48	—	52	%	
		400 MHz < f _{OUT} < 1028 MHz	45	—	55	%	
Output-Output Skew Using Same MultiSynth	T _{SKS}	Outputs on same MultiSynth (Measured at 712.5 MHz)	—	0	75	ps	
OUT-OUTb Skew	T _{SK_OUT}	Measured from the positive to negative output pins	—	0	50	ps	
Output Voltage Swing ¹	V _{OUT}	LVDS	350	450	530	mVpp_se	
		LVPECL	630	780	950		
Common Mode Voltage ¹	V _{CM}	V _{DDO} = 3.3 V	LVDS	1.10	1.2	1.3	V
			LVPECL	1.90	2.0	2.1	
		V _{DDO} = 2.5 V	LVPECL	1.1	1.2	1.3	
			LVDS				
V _{DDO} = 1.8 V	Sub-LVDS	0.8	0.9	1.0			
Rise and Fall Times (20% to 80%)	t _R /t _F	f _{OUT} >100 MHz	—	100	200	ps	
Differential Output Impedance	Z _O		—	100	—	Ω	
Power Supply Noise Rejection ²	PSRR	10 kHz sinusoidal noise	—	–101	—	dBc	
		100 kHz sinusoidal noise	—	–96	—		
		500 kHz sinusoidal noise	—	–99	—		
		1 MHz sinusoidal noise	—	–97	—		
Output-Output Crosstalk ³	XTALK		—	–72	—	dBc	

Notes:

- Output amplitude and common-mode settings are programmable through register settings and can be stored in NVM. Each output driver can be programmed independently. The maximum LVDS single-ended amplitude can be up to 110 mV higher than the TIA/EIA-644 maximum. Refer to the [Si5391 Family Reference Manual](#) for more suggested output settings. Not all combinations of voltage amplitude and common mode voltages settings are possible.



- Measured for 156.25 MHz carrier frequency. 100 mVpp sinewave noise added to V_{DDO} = 3.3 V and noise spur amplitude measured.
- Measured across two adjacent outputs, both in LVDS mode, with the victim running at 155.52 MHz and the aggressor at 156.25 MHz.

Table 6.6. LVCMOS Clock Output Specifications(V_{DD} = 1.8 V ± 5%, V_{DDA} = 3.3 V ± 5%, V_{DDO} = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 5%, T_A = -40 to 85 °C)


Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
Output Frequency			0.0001	—	250	MHz	
Duty Cycle	DC	f _{OUT} < 100 MHz	48	—	52	%	
		100 MHz < f _{OUT} < 250 MHz	44	—	56		
Output Voltage High ^{1, 2, 3}	V _{OH}	V_{DDO} = 3.3 V					V
		OUTx_CMOS_DRV=1	I _{OH} = -10 mA	V _{DDO} × 0.85	—	—	
		OUTx_CMOS_DRV=2	I _{OH} = -12 mA		—	—	
		OUTx_CMOS_DRV=3	I _{OH} = -17 mA		—	—	
		V_{DDO} = 2.5 V					V
		OUTx_CMOS_DRV=1	I _{OH} = -6 mA	V _{DDO} × 0.85	—	—	
		OUTx_CMOS_DRV=2	I _{OH} = -8 mA		—	—	
		OUTx_CMOS_DRV=3	I _{OH} = -11 mA		—	—	
		V_{DDO} = 1.8 V					V
		OUTx_CMOS_DRV=2	I _{OH} = -4 mA	V _{DDO} × 0.85	—	—	
		OUTx_CMOS_DRV=3	I _{OH} = -5 mA		—	—	
		Output Voltage Low ^{1, 2, 3}	V _{OL}	V_{DDO} = 3.3 V			
OUTx_CMOS_DRV=1	I _{OL} = 10 mA			—	—	V _{DDO} × 0.15	
OUTx_CMOS_DRV=2	I _{OL} = 12 mA			—	—		
OUTx_CMOS_DRV=3	I _{OL} = 17 mA			—	—		
V_{DDO} = 2.5 V					V		
OUTx_CMOS_DRV=1	I _{OL} = 6 mA			—		—	V _{DDO} × 0.15
OUTx_CMOS_DRV=2	I _{OL} = 8 mA			—		—	
OUTx_CMOS_DRV=3	I _{OL} = 11 mA			—	—		
V_{DDO} = 1.8 V					V		
OUTx_CMOS_DRV=2	I _{OL} = 4 mA			—		—	V _{DDO} × 0.15
OUTx_CMOS_DRV=3	I _{OL} = 5 mA			—	—		
LVCMOS Rise and Fall Times ³ (20% to 80%)	tr/tf			V _{DDO} = 3.3 V, 156.25 MHz	—	400	600
		V _{DDO} = 2.5 V, 156.25 MHz	—	450	600	ps	
		V _{DDO} = 1.8 V, 156.25 MHz	—	550	750	ps	

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
-----------	--------	----------------	-----	-----	-----	-------

Notes:

1. Driver strength is a register programmable setting and stored in NVM. Options are $OUTx_CMOS_DRV = 1, 2, 3$. Refer to the [Si5391 Family Reference Manual](#) for more details on register settings.
2. I_{OL}/I_{OH} is measured at V_{OL}/V_{OH} as shown in the dc test configuration.
3. A series termination resistor (R_s) is recommended to help match the source impedance to a $50\ \Omega$ PCB trace. A 5 pF capacitive load is assumed. The LVCMOS outputs were set to $OUTx_CMOS_DRV = 3$.

DC Test Configuration



AC Test Configuration




Table 6.7. Output Status Pin Specifications(V_{DD} = 1.8 V ± 5%, V_{DDA} = 3.3 V ± 5%, V_{DDS} = 3.3 V ± 5%, 1.8 V ± 5%, T_A = -40 to 85°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Si5391 Status Output Pins (INTRb, SDA/SDIO)¹						
Output Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDIO} ² x 0.85	—	—	V
	V _{OL}	I _{OL} = 2 mA	—	—	V _{DDIO} ² x 0.15	V
Si5391 Status Output Pins (LOLb)						
Output Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDIO} ² x 0.85	—	—	V
	V _{OL}	I _{OL} = 2 mA	—	—	V _{DDIO} ² x 0.15	V
Notes:						
1. The V _{OH} specification does not apply to the open-drain SDA/SDIO output when the serial interface is in I2C mode or is unused with I2C_SEL pulled high. V _{OL} remains valid in all cases.						
2. V _{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V _{DDA} or V _{DD} . Refer to the Si5391 Family Reference Manual for more details on register settings.						

Table 6.8. Performance Characteristics(V_{DD} = 1.8 V ± 5%, V_{DDA} = 3.3 V ± 5%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
PLL Loop Bandwidth	f _{BW}		—	1.0	—	MHz	
Initial Start-Up Time	t _{START}	Time from power-up to when the device generates clocks (Input Frequency >48 MHz) A/B/C/D grades	—	30	45	ms	
		Time from power-up to when the device generates free-running clocks in P-Grade	—	460	625		
PLL Lock Time ¹	t _{ACQ}	f _{IN} = 19.44 MHz	15	—	150	ms	
POR ² to Serial Interface Ready	t _{RDY}		—	—	15	ms	
RMS Phase Jitter ⁵ (Grade P)	J _{GEN}	f _{IN} = 48 MHz crystal	f _{OUT} = 156.25 MHz		69	90	fs
			f _{OUT} = 312.5 MHz		69	95	fs
			f _{OUT} = 100 MHz		150	200	fs
			f _{OUT} = 50/25 MHz		200	300	fs
RMS Phase Jitter ⁶ (Grade A/B/C/D)	J _{GEN}	f _{IN} = 48 MHz crystal	Output divider Integer Mode ₃		75	115	fs
			Output divider Fractional Mode ⁴		115	145	fs

Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
RMS Phase Jitter ⁶ (Grade A/B/C/D)	J_{GEN}	$f_{IN} = 100$ MHz clock	Output divider Integer Mode ₃		145	195	fs
			Output divider Fractional Mode ⁴		165	215	fs

Notes:

1. PLL lock time is measured by first letting the PLL lock, then turning off the input clock, and then turning on the input clock. The time from the first edge of the input clock being re-applied until LOL de-asserts is the PLL lock time.
2. Measured as time from valid V_{DD} and V_{DD33} rails (90% of their value) to when the serial interface is ready to respond to commands. Measured in SPI 4-wire mode, with SCLK @ 10 MHz.
3. Integer mode assumes that the output dividers (N_n/N_d) are configured with an integer value.
4. Fractional and DCO modes assume that the output dividers (N_n/N_d) are configured with a fractional value and the feedback divider is integer.
5. Grade P is calibrated for optimum performance in 56G/112G SerDes applications at frequencies of 312.5 MHz or 156.25 MHz. Specific layout rules must be followed to achieve optimum performance. For more details refer to [4.5.2 Grade P](#).
6. Grade A/B/C/D are targeted for applications that require more flexibility and set the output divider to Integer or Fractional modes. Integer mode test conditions: $f_{in} = 100$ MHz, $f_{out} = 156.25$ MHz (MultiSynth in integer mode). Fractional mode test conditions: $f_{in} = 100$ MHz, $f_{out} = 156.25$ MHz (MultiSynth in fractional mode). Outputs are assumed to be LVPECL. For more details, refer to [4.5.1 Grade A/B/C/D](#).

Table 6.9. I²C Timing Specifications (SCL,SDA)

Parameter	Symbol	Test Condition	Standard Mode		Fast Mode		Units
			100 kbps		400 kbps		
			Min	Max	Min	Max	
SCL Clock Frequency	f_{SCL}		—	100	—	400	kHz
Hold Time (Repeated) START Condition	$t_{HD:STA}$		4.0	—	0.6	—	μ s
Low Period of the SCL Clock	t_{LOW}		4.7	—	1.3	—	μ s
HIGH Period of the SCL Clock	t_{HIGH}		4.0	—	0.6	—	μ s
Set-up Time for a Repeated START Condition	$t_{SU:STA}$		4.7	—	0.6	—	μ s
Data Hold Time	$t_{HD:DAT}$		100	—	100	—	ns
Data Set-up Time	$t_{SU:DAT}$		250	—	100	—	ns
Rise Time of Both SDA and SCL Signals	t_r		—	1000	20	300	ns
Fall Time of Both SDA and SCL Signals	t_f		—	300	—	300	ns
Set-up Time for STOP Condition	$t_{SU:STO}$		4.0	—	0.6	—	μ s
Bus Free Time between a STOP and START Condition	t_{BUF}		4.7	—	1.3	—	μ s
Data Valid Time	$t_{VD:DAT}$		—	3.45	—	0.9	μ s
Data Valid Acknowledge Time	$t_{VD:ACK}$		—	3.45	—	0.9	μ s



Figure 6.1. I²C Serial Port Timing Standard and Fast Modes

Table 6.10. SPI Timing Specifications (4-Wire)(V_{DD}=1.8 V ± 5%, V_{DDA}=3.3 V ± 5%, T_A= -40 to 85 °C)

Parameter	Symbol	Min	Typ	Max	Units
SCLK Frequency	f _{SPI}	—	—	20	MHz
SCLK Duty Cycle	T _{DC}	40	—	60	%
SCLK Period	T _C	50	—	—	ns
Delay Time, SCLK Fall to SDO Active	T _{D1}	—	—	18	ns
Delay Time, SCLK Fall to SDO	T _{D2}	—	—	15	ns
Delay Time, CSb Rise to SDO Tri-State	T _{D3}	—	—	15	ns
Setup Time, CSb to SCLK	T _{SU1}	5	—	—	ns
Hold Time, SCLK Fall to CSb	T _{H1}	5	—	—	ns
Setup Time, SDI to SCLK Rise	T _{SU2}	5	—	—	ns
Hold Time, SDI to SCLK Rise	T _{H2}	5	—	—	ns
Delay Time Between Chip Selects (CSb)	T _{CS}	2	—	—	T _C


**Figure 6.2. 4-Wire SPI Serial Interface Timing**

Table 6.11. SPI Timing Specifications (3-Wire)(V_{DD}=1.8 V ± 5%, V_{DDA}= 3.3 V ± 5%, T_A= -40 to 85 °C)

Parameter	Symbol	Min	Typ	Max	Units
SCLK Frequency	f _{SPI}	—	—	20	MHz
SCLK Duty Cycle	T _{DC}	40	—	60	%
SCLK Period	T _C	50	—	—	ns
Delay Time, SCLK Fall to SDO Turn-on	T _{D1}	—	—	20	ns
Delay Time, SCLK Fall to SDO Next-bit	T _{D2}	—	—	15	ns
Delay Time, CSb Rise to SDO Tri-State	T _{D3}	—	—	15	ns
Setup Time, CSb to SCLK	T _{SU1}	5	—	—	ns
Hold Time, CSb to SCLK Rise	T _{H1}	5	—	—	ns
Setup Time, SDI to SCLK Rise	T _{SU2}	5	—	—	ns
Hold Time, SDI to SCLK Rise	T _{H2}	5	—	—	ns
Delay Time Between Chip Selects (CSb)	T _{CS}	2	—	—	T _C


**Figure 6.3. 3-Wire SPI Serial Interface Timing**

Table 6.12. Crystal Specifications

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Crystal Frequency Range Si5391P requires 48 MHz XTAL	f_{XTAL}	Full operating range. Jitter performance may be reduced.	24.97	—	54.06	MHz
		Range for best jitter.	48	—	54	MHz
Load Capacitance	C_L		—	8	—	pF
Crystal Drive Level	d_L		—	—	200	μ W
Equivalent Series Resistance Shunt Capacitance	r_{ESR} C_O	Refer to the Si5391 Family Reference Manual to determine ESR and shunt capacitance.				

Note:

1. Refer to the [Si534x/8x Recommended Crystal, TCXO and OCXOs Reference Manual](#) for recommended 48 to 54 MHz crystals. The Si5391 is designed to work with crystals that meet these specifications.

Table 6.13. Thermal Characteristics

Parameter	Symbol	Test Condition ¹	Value	Units
Si5391 - 64QFN				
Thermal Resistance Junction to Ambient	Θ_{JA}	Still Air	22	$^{\circ}$ C/W
		Air Flow 1 m/s	19.4	
		Air Flow 2 m/s	18.3	
Thermal Resistance Junction to Case	Θ_{JC}		9.5	
Thermal Resistance Junction to Board	Θ_{JB}		9.4	
	Ψ_{JB}		9.3	
Thermal Resistance Junction to Top Center	Ψ_{JT}		0.2	

Note:

1. Based on PCB Dimension: 3 x 4.5 mm, PCB Land/Via under GND pad: 36, Number of Cu Layers: 4

Table 6.14. Absolute Maximum Ratings^{1, 2, 3}

Parameter	Symbol	Test Condition	Value	Units
Storage Temperature Range	T _{STG}		-55 to +150	°C
DC Supply Voltage	V _{DD}		-0.5 to 3.8	V
	V _{DDA}		-0.5 to 3.8	V
	V _{DDO}		-0.5 to 3.8	V
Input Voltage Range	V _{I1}	IN0-IN2, FB_IN	-1.0 to 3.8	V
	V _{I2}	IN_SEL[1:0], RSTb, OEb, SYNcb, I2C_SEL, SDI, SCLK, A0/CSb, A1, SDA/SDIO, FINC/ FDEC	-0.5 to 3.8	V
	V _{I3}	XA/XB	-0.5 to 2.7	V
Latch-up Tolerance	LU		JESD78 Compliant	
ESD Tolerance	HBM	100 pF, 1.5 kΩ	2.0	kV
Maximum Junction Temperature in Operation	T _{JCT}		125	°C
Soldering Temperature (Pb-free profile) ³	T _{PEAK}		260	°C
Soldering Temperature Time at T _{PEAK} (Pb-free profile) ³	T _P		20 to 40	sec

Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. 64-QFN packages are RoHS-6 compliant.
3. The device is compliant with JEDEC J-STD-020.

7. Detailed Block Diagrams




Figure 7.1. Si5391 Block Diagram

8. Typical Operating Characteristics




Figure 8.1. 156.25MHz Output (3.3V LVPECL) in Precision Calibration Mode (Grade P)

9. Pin Descriptions




Table 9.1. Pin Descriptions

Pin Name	Pin Number	Pin Type ¹	Function
	Si5391		
Inputs			
XA	8	I	Crystal and External Clock Input. These pins are used to connect an external crystal or an external clock. See 4.3.1 XA/XB Clock and Crystal Input and Figure 4.2 XAXB External Crystal and Clock Connections on page 8 for connection information. If IN_SEL[1:0] = 11b, then the XAXB input is selected. If the XAXB input is not used and powered down, then both inputs can be left unconnected. ClockBuilder Pro will power down an input that is set as "Unused".
XB	9	I	
X1	7	I	XTAL Shield. Connect these pins directly to the XTAL ground pins. X1, X2, and the XTAL ground pins must not be connected to the PCB ground plane. DO NOT GROUND THE CRYSTAL GROUND PINS. Refer to the Si5391 Family Reference Manual for layout guidelines. These pins should be left disconnected when connecting XA/XB pins to an external reference clock.
X2	10	I	
IN0	63	I	Clock Inputs. These pins accept both differential and single-ended clock signals. Refer 4.3.2 Input Clocks (IN0, IN1, IN2) for input termination options. These pins are high-impedance and must be terminated externally. If both the INx and INxb inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
IN0b	64	I	
IN1	1	I	
IN1b	2	I	
IN2	14	I	
IN2b	15	I	
FB_IN	61	I	External Feedback Input. These pins are used as the external feedback input (FB_IN/FB_INb) for the optional zero delay mode. See 4.5.13 Zero Delay Mode (Grade A/B/C/D) for details on the optional zero delay mode. If FB_IN and FB_INb are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
FB_INb	62	I	

Pin Name	Pin Number	Pin Type ¹	Function
	Si5391		
Outputs			
OUT0	24	O	Output Clocks. These output clocks support a programmable signal amplitude when configured as a differential output. Desired output signal format is configurable using register control. Termination recommendations are provided in 4.5.4 Differential Output Terminations and 4.5.6 LVCMOS Output Terminations . Unused outputs should be left unconnected.
OUT0b	23	O	
OUT0A	21	O	
OUT0Ab	20	O	
OUT1	28	O	
OUT1b	27	O	
OUT2	31	O	
OUT2b	30	O	
OUT3	35	O	
OUT3b	34	O	
OUT4	38	O	
OUT4b	37	O	
OUT5	42	O	
OUT5b	41	O	
OUT6	45	O	
OUT6b	44	O	
OUT7	51	O	
OUT7b	50	O	
OUT8	54	O	
OUT8b	53	O	
OUT9	56	O	
OUT9b	55	O	
OUT9A	59	O	
OUT9Ab	58	O	
Serial Interface			
I2C_SEL	39	I	I²C Select. ² This pin selects the serial interface mode as I ² C (I2C_SEL = 1) or SPI (I2C_SEL = 0). This pin is internally pulled up by a ~ 20 kΩ resistor to the voltage selected by the IO_VDD_SEL register bit.
SDA/SDIO	18	I/O	Serial Data Interface. ² This is the bidirectional data pin (SDA) for the I ² C mode, or the bidirectional data pin (SDIO) in the 3-wire SPI mode, or the input data pin (SDI) in 4-wire SPI mode. When in I ² C mode, this pin must be pulled-up using an external resistor of at least 1 kΩ. No pull-up resistor is needed when in SPI mode.
A1/SDO	17	I/O	Address Select 1/Serial Data Output. ² In I ² C mode, this pin functions as the A1 address input pin and does not have an internal pull up or pull down resistor. In 4-wire SPI mode this is the serial data output (SDO) pin (SDO) pin and drives high to the voltage selected by the IO_VDD_SEL pin.

Pin Name	Pin Number	Pin Type ¹	Function
	Si5391		
SCLK	16	I	Serial Clock Input. ² This pin functions as the serial clock input for both I ² C and SPI modes. This pin is internally pulled up by a ~20 kΩ resistor to the voltage selected by the IO_VDD_SEL register bit. In I ² C mode this pin should have an external pull up of at least 1 kΩ. No pull-up resistor is needed when in SPI mode.
A0/CSb	19	I	Address Select 0/Chip Select. ² This pin functions as the hardware controlled address A0 in I ² C mode. In SPI mode, this pin functions as the chip select input (active low). This pin is internally pulled up by a ~20 kΩ resistor to the voltage selected by the IO_VDD_SEL register bit.
Control/Status			
INTRb	12	O	Interrupt. ² This pin is asserted low when a change in device status has occurred. This interrupt has a push pull output and should be left unconnected when not in use.
RSTb	6	I	Device Reset. ² Active low input that performs power-on reset (POR) of the device. Resets all internal logic to a known state and forces the device registers to their default values. Clock outputs are disabled during reset. This pin is internally pulled up with a ~20 kΩ resistor to the voltage selected by the IO_VDD_SEL bit.
OEB	11	I	Output Enable. ² This pin disables all outputs when held high. This pin is internally pulled low and can be left unconnected when not in use.
LOLb	47	O	Loss Of Lock. ² This output pin indicates when the DSPLL™ is locked (high) or out-of-lock (low). An external pull up or pull down is not needed.
SYNCb	5	I	Output Clock Synchronization. ² An active low signal on this pin resets the output dividers for the purpose of re-aligning the output clocks. For a tighter alignment of the clocks, a soft reset should be applied. This pin is internally pulled up with a ~20 kΩ resistor to the voltage selected by the IO_VDD_SEL bit and can be left unconnected when not in use.
FDEC	25	I	Frequency Decrement Pin. ² This pin is used to step-down the output frequency of a selected output. The affected output driver and its frequency change step size is register configurable. This pin is internally pulled low with a ~20 kΩ resistor and can be left unconnected when not in use.
FINC	48	I	Frequency Increment Pin. ² This pin is used to step-up the output frequency of a selected output. The affected output and its frequency change step size is register configurable. This pin is internally pulled low with a ~20 kΩ resistor and can be left unconnected when not in use.
IN_SEL0	3	I	Input Reference Select. ² The IN_SEL[1:0] pins are used in the manual pin controlled mode to select the active clock input. These pins are internally pulled up with a ~20 kΩ resistor to the voltage selected by the IO_VDD_SEL bit and can be left unconnected when not in use.
IN_SEL1	4	I	
Power			
VDD	32	P	Core Supply Voltage. The device core operates from a 1.8 V supply. A 1.0 μf bypass capacitor is recommended.
	46		
	60		

Pin Name	Pin Number	Pin Type ¹	Function
	Si5391		
VDDA	13	P	Core Supply Voltage 3.3 V. This core supply pin requires a 3.3 V power source. A 1.0 µf bypass capacitor is recommended.
VDDO0	22	P	Output Clock Supply Voltage 0–9. Supply voltage (3.3 V, 2.5 V, 1.8 V) for OUTx, OUTx outputs. See the Si5391 Family Reference Manual for power supply filtering recommendations. Leave VDDO pins of unused output drivers unconnected. An alternate option is to connect the VDDO pin to a power supply and disable the output driver to minimize current consumption.
VDDO1	26	P	
VDDO2	29	P	
VDDO3	33	P	
VDDO4	36	P	
VDDO5	40	P	
VDDO6	43	P	
VDDO7	49	P	
VDDO8	52	P	
VDDO9	57	P	
GND PAD		P	Ground Pad This pad provides electrical and thermal connection to ground and must be connected for proper operation. Use as many vias as practical and keep the via length to an internal ground plan as short as possible.

Note:

1. I = Input, O = Output, P = Power.
2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.

10. Package Outlines

10.1 Si5391 9x9 mm 64-QFN Package Diagram

The figure below illustrates the package details for the Si5391. The table below lists the values for the dimensions shown in the illustration.




Figure 10.1. 64-Pin Quad Flat No-Lead (QFN)

Table 10.1. Package Dimensions

Dimension	Min	Nom	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	9.00 BSC		
D2	5.10	5.20	5.30
e	0.50 BSC		
E	9.00 BSC		
E2	5.10	5.20	5.30
L	0.30	0.40	0.50
aaa	—	—	0.15
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.10
eee	—	—	0.05

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-220.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11. PCB Land Pattern

The figure below illustrates the PCB land pattern details for the devices. The table below lists the values for the dimensions shown in the illustration.




Figure 11.1. PCB Land Pattern

Table 11.1. PCB Land Pattern Dimensions

Dimension	Si5391 (Max)
C1	8.90
C2	8.90
E	0.50
X1	0.30
Y1	0.85
X2	5.30
Y2	5.30

Notes:**General**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition is calculated based on a fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
4. A 3x3 array of 1.25 mm square openings on 1.80 mm pitch should be used for the center ground pad.

Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

12. Top Marking




Figure 12.1. Si5391 Top Marking

Table 12.1. Si5391 Top Marking Explanation

Line	Characters	Description
1	Si5391g-	Base part number and Device Grade for Low Jitter, Any-Frequency, 12-output Clock Generator. Si5391: 10-output, 64-QFN g = Device Grade (A, B, C, D, P). See 3. Ordering Guide for more information. – = Dash character.
2	Rxxxxx-GM	R = Product revision. (See ordering guide for current revision). xxxxx = Customer specific NVM sequence number. Optional NVM code assigned for custom, factory pre-programmed devices. Characters are not included for standard, factory default configured devices. See Ordering Guide for more information. –GM = Package (QFN) and temperature range (–40 to +85 °C)
3	YYWWTTTTTT	YYWW = Characters correspond to the year (YY) and work week (WW) of package assembly. TTTTTT = Manufacturing trace code.
4	Circle w/ 1.6 mm (64-QFN) diameter	Pin 1 indicator; left-justified
	TW	TW = Taiwan; Country of Origin (ISO Abbreviation)

13. Device Errata

See www.skyworksinc.com to access the device errata document.

14. Revision History

Revision 1.0

May, 2019

- Expanded rules and layout guidelines for P-grade operation.

Revision 0.8

March, 2019

- Corrected Ordering Guide OPN from Si5391P-A-EGM to Si5391P-A-GM.
- Updated CMOS input buffer specifications.
- Adjusted core supply current and power dissipation.
- Adjusted typical input capacitance.
- Adjusted LVCMOS DC-Coupled Input voltage threshold.
- Expanded operation of the Si5392P/94P/95P grade options to support 1, 2 or 3 output clock domains.

Revision 0.7

June, 2018

- Initial release.