



SKYWORKS®

# Si840x

## BIDIRECTIONAL I<sup>2</sup>C ISOLATORS WITH UNIDIRECTIONAL DIGITAL CHANNELS

### Features

- Independent, bidirectional SDA and SCL isolation channels
  - Open drain outputs with 35 mA sink current
  - Supports I<sup>2</sup>C clocks up to 1.7 MHz
- Unidirectional isolation channels support additional system signals (Si8405)
- Up to 2500 V<sub>RMS</sub> isolation
- UL, CSA, VDE recognition
- 60-year life at rated working voltage
- High electromagnetic immunity
- Wide operating supply voltage
  - 3.0 to 5.5 V
- Wide temperature range
  - -40 to +125 °C max
- Transient immunity 25 kV/μs
- RoHS-compliant packages
  - SOIC-8 narrow body
  - SOIC-16 narrow body

### Applications

- Isolated I<sup>2</sup>C, SMBus
- Isolated digital power supply communications
- Power over Ethernet
- Motor Control Systems
- Hot-swap applications
- Intelligent Power systems

### Description


The Si840x series of isolators are single-package galvanic isolation solutions for I<sup>2</sup>C and SMBus serial port applications. These products are based on Skyworks Solutions proprietary RF isolation technology and offer shorter propagation delays, lower power consumption, smaller installed size, and more stable operation with temperature and age versus opto couplers or other digital isolators.

All devices in this family include hot-swap, bidirectional SDA and SCL isolation channels with open-drain, 35 mA sink capability and operate to a maximum frequency of 1.7 MHz. The 8-pin version (Si8400/01) supports bidirectional SDA and SCL isolation; the Si8402 supports bidirectional SDA and unidirectional SCL isolation, and the 16-pin version (Si8405) features two unidirectional isolation channels to support additional system signals, such as an interrupt or reset. All versions contain protection circuits to guard against data errors if an unpowered device is inserted into a powered system.

Small size, low installed cost, low power consumption, and short propagation delays make the Si840x family the optimum solution for isolating I<sup>2</sup>C and SMBus serial ports.

### Safety Regulatory Approval

- UL 1577 recognized
  - Up to 2500 V<sub>RMS</sub> for 1 minute
- CSA component notice 5A approval
  - IEC 60950-1, 61010-1 (reinforced insulation)
- VDE certification conformity
  - IEC 60747-5-2 (VDE0884 Part 2)



Not Recommended  
for New Designs

## TABLE OF CONTENTS

---

<u>Section</u>	<u>Page</u>
<b>1. Electrical Specifications</b> .....	<b>4</b>
1.1. Test Circuits .....	8
<b>2. Functional Description</b> .....	<b>12</b>
2.1. Theory of Operation .....	12
<b>3. Device Operation</b> .....	<b>13</b>
3.1. Device Startup .....	13
3.2. Under Voltage Lockout .....	13
3.3. Layout Recommendations .....	14
3.4. Input and Output Characteristics for Non-I2C Digital Channels .....	15
3.5. Typical Performance Characteristics .....	16
<b>4. Typical Application Overview</b> .....	<b>18</b>
4.1. I2C Background .....	18
4.2. I2C Isolator Operation .....	18
4.3. I2C Isolator Design Constraints .....	19
4.4. I2C Isolator Design Considerations .....	19
<b>5. Errata and Design Migration Guidelines</b> .....	<b>22</b>
5.1. Power Supply Bypass Capacitors (Revision A and Revision B) .....	22
<b>6. Pin Descriptions</b> .....	<b>23</b>
<b>7. Ordering Guide</b> .....	<b>25</b>
<b>8. Package Outline: 8-Pin Narrow Body SOIC</b> .....	<b>26</b>
<b>9. Land Pattern: 8-Pin Narrow Body SOIC</b> .....	<b>27</b>
<b>10. Package Outline: 16-Pin Narrow Body SOIC</b> .....	<b>28</b>
<b>11. Land Pattern: 16-Pin Narrow Body SOIC</b> .....	<b>30</b>
<b>12. Top Marking: 8-Pin Narrow Body SOIC</b> .....	<b>31</b>
12.1. 8-Pin Narrow Body SOIC Top Marking .....	31
12.2. Top Marking Explanation .....	31
<b>13. Top Marking: 16-Pin Narrow Body SOIC</b> .....	<b>32</b>
13.1. 16-Pin Narrow Body SOIC Top Marking .....	32
13.2. Top Marking Explanation .....	32
<b>Document Change List</b> .....	<b>33</b>
<b>Contact Information</b> .....	<b>34</b>

# Si840x

## 1. Electrical Specifications

**Table 1. Absolute Maximum Ratings<sup>1</sup>**

Parameter	Symbol	Min	Typ	Max	Unit
Storage Temperature <sup>2</sup>	$T_{STG}$	-65	—	150	°C
Ambient Temperature Under Bias	$T_A$	-40	—	125	°C
Supply Voltage (Revision A) <sup>3</sup>	$V_{DD}$	-0.5	—	5.75	V
Supply Voltage (Revision B) <sup>3</sup>	$V_{DD}$	-0.5	—	6.0	V
Input Voltage	$V_I$	-0.5	—	$V_{DD} + 0.5$	V
Output Voltage	$V_O$	-0.5	—	$V_{DD} + 0.5$	V
Output Current Drive (non-I <sup>2</sup> C channels)	$I_O$	—	—	±10	mA
Side A output current drive (I <sup>2</sup> C channels)	$I_O$	—	—	±15	mA
Side B output current drive (I <sup>2</sup> C channels)	$I_O$	—	—	±75	mA
Lead Solder Temperature (10 s)		—	—	260	°C
Maximum Isolation Voltage (1 s)		—	—	3600	$V_{RMS}$

**Notes:**

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.
2. VDE certifies storage temperature from -40 to 150 °C.
3. See "7.Ordering Guide" on page 25 for more information.

**Table 2. Si840x Power Characteristics\***

3.0 V < VDD < 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C (See Figures 2 and 16 for test diagrams.)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Si8400/01/02 Supply Current</b>						
AVDD current	I <sub>dda</sub>	All channels = 0 dc	—	4.2	6.3	mA
BVDD current	I <sub>ddb</sub>		—	3.9	5.9	mA
AVDD current	I <sub>dda</sub>	All channels = 1 dc	—	2.3	3.5	mA
BVDD current	I <sub>ddb</sub>		—	1.9	2.9	mA
AVDD current	I <sub>dda</sub>	All channels = 1.7 MHz	—	3.2	4.8	mA
BVDD current	I <sub>ddb</sub>		—	2.9	4.4	mA
<b>Si8405 Supply Current</b>						
AVDD current	I <sub>dda</sub>	All non-I <sup>2</sup> C channels = 0	—	3.2	4.8	mA
BVDD current	I <sub>ddb</sub>	All I <sup>2</sup> C channels = 1	—	2.9	4.4	mA
AVDD current	I <sub>dda</sub>	All non-I <sup>2</sup> C channels = 1	—	6.2	9.3	mA
BVDD current	I <sub>ddb</sub>	All I <sup>2</sup> C channels = 0	—	6.0	9.0	mA
AVDD current	I <sub>dda</sub>	All non-I <sup>2</sup> C channels = 5 MHz	—	4.7	7.1	mA
BVDD current	I <sub>ddb</sub>	All I <sup>2</sup> C channels = 1.7 MHz	—	4.5	6.8	mA

**\*Note:** All voltages are relative to respective ground.

**Table 3. Si8400/01/02/05 Electrical Characteristics for Bidirectional I<sup>2</sup>C Channels<sup>1</sup>**

3.0 V &lt; VDD &lt; 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C unless otherwise noted.

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Logic Levels Side A						
Logic Input Threshold <sup>2</sup>	I <sup>2</sup> CV <sub>T</sub> (Side A)		450	—	780	mV
Logic Low Output Voltages <sup>3</sup>	I <sup>2</sup> CV <sub>OL</sub> (Side A)	ISDAA = ISCLA = 3.0 mA	650	—	910	mV
		ISDAA = ISCLA = 0.5 mA	550	—	825	mV
Input/Output Logic Low Level Difference <sup>4</sup>	I <sup>2</sup> CΔV (Side A)		50	—	—	mV
Logic Levels Side B						
Logic Low Input Voltage	I <sup>2</sup> CV <sub>IL</sub> (Side B)		—	—	0.8	V
Logic High Input Voltage	I <sup>2</sup> CV <sub>IH</sub> (Side B)		2.0	—	—	V
Logic Low Output Voltage	I <sup>2</sup> CV <sub>OL</sub> (Side B)	ISCLB = 35 mA	—	—	400	mV
SCL and SDA Logic High Leakage	Isdaa, Isdab Iscla, Isclb	SDAA, SCLA = VSSA SDAB, SCLB = VSSB	—	2.0	10	μA
Pin capacitance SDAA, SCLA, SDAB, SDBB	CA CB		— —	10 10	— —	pF pF

**Notes:**

- All voltages are relative to respective ground.
- V<sub>IL</sub> < 0.450 V, V<sub>IH</sub> > 0.780 V.
- Logic low output voltages are 910 mV max from -10 to 125 °C at 3.0 mA.  
Logic low output voltages are 955 mV max from -40 to 125 °C at 3.0 mA.  
Logic low output voltages are 825 mV max from -10 to 125 °C at 0.5 mA.  
Logic low output voltages are 875 mV max from -40 to 125 °C at 0.5 mA.  
See "AN375: Design Considerations for Isolating an I<sup>2</sup>C Bus or SMBus" for additional information.
- I<sup>2</sup>CΔV (Side A) = I<sup>2</sup>CV<sub>OL</sub> (Side A) - I<sup>2</sup>CV<sub>T</sub> (Side A). To ensure no latch-up on a given bus, I<sup>2</sup>CΔV (Side A) is the minimum difference between the output logic low level of the driving device and the input logic threshold.
- Side A measured at 0.6 V.

# Si840x

**Table 3. Si8400/01/02/05 Electrical Characteristics for Bidirectional I<sup>2</sup>C Channels<sup>1</sup> (Continued)**

3.0 V < VDD < 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C unless otherwise noted.

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Timing Specifications (Measured at 1.40 V Unless Otherwise Specified)</b>						
Maximum I <sup>2</sup> C bus Frequency	Fmax		—	—	1.7	MHz
Propagation Delay 5 V Operation						
Side A to side B rising <sup>5</sup>	Tphab	No bus capacitance,	—	25	29	ns
Side A to side B falling <sup>5</sup>	Tplab	R1 = 1400,	—	15	22	ns
Side B to side A rising	Tphba	R2 = 499,	—	20	30	ns
Side B to side A falling	Tplba	See Figure 2	—	9.0	12	ns
3.3 V Operation						
Side A to side B rising <sup>5</sup>	Tphab		—	28	35	ns
Side A to side B falling <sup>5</sup>	Tplab	R1 = 806	—	13	18	ns
Side B to side A rising	Tphba	R2 = 499	—	20	40	ns
Side B to side A falling	Tplba		—	10	15	ns
Pulse width distortion 5 V		No bus capacitance,				
Side A low to Side B low <sup>5</sup>	PWDAB	R1 = 1400,	—	9.0	15	ns
Side B low to Side A low	PWDBA	R2 = 499,	—	11	20	ns
3.3 V		See Figure 2				
Side A low to Side B low <sup>5</sup>	PWDAB	R1 = 806,	—	15	22	ns
Side B low to Side A low	PWDBA	R2 = 499	—	11	30	ns
<b>Notes:</b>						
1. All voltages are relative to respective ground.						
2. V <sub>IL</sub> < 0.450 V, V <sub>IH</sub> > 0.780 V.						
3. Logic low output voltages are 910 mV max from -10 to 125 °C at 3.0 mA. Logic low output voltages are 955 mV max from -40 to 125 °C at 3.0 mA. Logic low output voltages are 825 mV max from -10 to 125 °C at 0.5 mA. Logic low output voltages are 875 mV max from -40 to 125 °C at 0.5 mA. See "AN375: Design Considerations for Isolating an I <sup>2</sup> C Bus or SMBus" for additional information.						
4. I <sup>2</sup> CΔV (Side A) = I <sup>2</sup> CV <sub>OL</sub> (Side A) - I <sup>2</sup> CV <sub>T</sub> (Side A). To ensure no latch-up on a given bus, I <sup>2</sup> CΔV (Side A) is the minimum difference between the output logic low level of the driving device and the input logic threshold.						
5. Side A measured at 0.6 V.						

**Table 4. Electrical Characteristics for Unidirectional Non-I<sup>2</sup>C Digital Channels (Si8402/05)**

3.0 V &lt; VDD &lt; 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C


Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High Level Input Voltage	V <sub>IH</sub>		2.0	—	—	V
Low Level Input Voltage	V <sub>IL</sub>		—	—	0.8	V
High Level Output Voltage	V <sub>OH</sub>	I <sub>oh</sub> = -4 mA	AVDD, BVDD -0.4	4.8	—	V
Low Level Output Voltage	V <sub>OL</sub>	I <sub>ol</sub> = 4 mA	—	0.2	0.4	V
Input Leakage Current	I <sub>L</sub>		—	—	±10	μA
Output Impedance <sup>1</sup>	Z <sub>O</sub>		—	85	—	Ω
<b>Timing Characteristics</b>						
Maximum Data Rate			0	—	10	Mbps
Minimum Pulse Width			—	—	40	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	—	—	20	ns
Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 1	—	—	12	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		—	—	20	ns
Channel-Channel Skew	t <sub>PSK</sub>		—	—	10	ns
Output Rise Time	t <sub>r</sub>	C <sub>3</sub> = 15 pF See Figure 1 and Figure 2	—	4.0	6.0	ns
Output Fall Time	t <sub>f</sub>	C <sub>3</sub> = 15 pF See Figure 1 and Figure 2	—	3.0	4.3	ns
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>The nominal output impedance of a non-I<sup>2</sup>C isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.</li> <li>t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.</li> </ol>						

**Table 5. Electrical Characteristics for All I<sup>2</sup>C and Non-I<sup>2</sup>C Channels**

3.0 V < VDD < 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
VDD Undervoltage Threshold	VDDUV+	AVDD, BVDD rising	2.15	2.3	2.5	V
VDD Negative-going Lockout Hysteresis	VDDH-	AVDD, BVDD falling	45	75	95	mV
Common Mode Transient Immunity	CMTI	V <sub>I</sub> = V <sub>DD</sub> or 0 V	—	25	—	kV/μs
Shut Down Time from UVLO	t <sub>SD</sub>		—	3.0	—	μs
Start-up Time*	t <sub>START</sub>		—	15	40	μs


**\*Note:** Start-up time is the time period from the application of power to valid data at the output.



**Figure 1. Propagation Delay Timing (Non-I<sup>2</sup>C Channels)**

## 1.1. Test Circuits

Figure 2 depicts the timing test diagram.



**Figure 2. Simplified Timing Test Diagram**



Table 6. Regulatory Information\*

<b>CSA</b>
The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
61010-1: Up to 300 V <sub>RMS</sub> reinforced insulation working voltage; up to 600 V <sub>RMS</sub> basic insulation working voltage.
60950-1: Up to 130 V <sub>RMS</sub> reinforced insulation working voltage; up to 600 V <sub>RMS</sub> basic insulation working voltage.
<b>VDE</b>
The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.
60747-5-2: Up to 560 V <sub>peak</sub> for basic insulation working voltage.
<b>UL</b>
The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.
Rated up to 2500 V <sub>RMS</sub> isolation voltage for basic insulation.
<b>*Note:</b> Regulatory Certifications apply to 2.5 kV <sub>RMS</sub> rated devices which are production tested to 3.0 kV <sub>RMS</sub> for 1 sec. For more information, see "7.Ordering Guide" on page 25.

Table 7. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value		Unit
			NB SOIC-8	NB SOIC-16	
Nominal Air Gap (Clearance) <sup>1</sup>	L(101)		4.9	4.9	mm
Nominal External Tracking (Creepage) <sup>1</sup>	L(102)		4.01	4.01	mm
Minimum Internal Gap (Internal Clearance)			0.008	0.008	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	600	V <sub>RMS</sub>
Erosion Depth	ED		0.040	0.019	mm
Resistance (Input-Output) <sup>2</sup>	R <sub>IO</sub>		10 <sup>12</sup>	10 <sup>12</sup>	Ω
Capacitance (Input-Output) <sup>2</sup>	C <sub>IO</sub>	f = 1 MHz	1.0	2.0	pF
Input Capacitance <sup>3</sup>	C <sub>I</sub>		4.0	4.0	pF
<b>Notes:</b>					
<ol style="list-style-type: none"> <li>The values in this table correspond to the nominal creepage and clearance values as detailed in "8. Package Outline: 8-Pin Narrow Body SOIC" and "10. Package Outline: 16-Pin Narrow Body SOIC". VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-8 package and 4.7 mm minimum for the NB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-8 package and 3.9 mm minimum for the NB SOIC-16 package.</li> <li>To determine resistance and capacitance, the Si840x, SO-16, is converted into a 2-terminal device. Pins 1–8 (1-4, SO-8) are shorted together to form the first terminal and pins 9–16 (5–8, SO-8) are shorted together to form the second terminal. The parameters are then measured between these two terminals.</li> <li>Measured from input pin to ground.</li> </ol>					

# Si840x

**Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings**

Parameter	Test Condition	Specification
Basic Isolation Group	Material Group	I
Installation Classification	Rated Mains Voltages $\leq 150 V_{RMS}$	I-IV
	Rated Mains Voltages $\leq 300 V_{RMS}$	I-III
	Rated Mains Voltages $\leq 400 V_{RMS}$	I-II
	Rated Mains Voltages $\leq 600 V_{RMS}$	I-II

**Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB\***

Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	$V_{IORM}$		560	V peak
Input to Output Test Voltage	$V_{PR}$	Method b1 ( $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test, $t_m = 1$ sec, Partial Discharge $< 5$ pC)	1050	V peak
Transient Overvoltage	$V_{IOTM}$	$t = 60$ sec	4000	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at $T_S$ , $V_{IO} = 500$ V	$R_S$		$>10^9$	$\Omega$

**\*Note:** Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of 40/125/21.

**Table 10. IEC Safety Limiting Values<sup>1</sup>**

Parameter	Symbol	Test Condition	NB SOIC-8	NB SOIC-16	Unit
Case Temperature	$T_S$		150	150	$^{\circ}C$
Safety Input Current	$I_S$	$\theta_{JA} = 105$ $^{\circ}C/W$ (NB SOIC-16), $140$ $^{\circ}C/W$ (NB SOIC-8) AVDD, BVDD = 5.5 V, $T_J = 150$ $^{\circ}C$ , $T_A = 25$ $^{\circ}C$	160	210	mA
Device Power Dissipation <sup>2</sup>	$P_D$		220	275	W

**Notes:**

- Maximum value allowed in the event of a failure. Refer to the thermal derating curve in Figure 3 and Figure 4.
- The Si840x is tested with AVDD, BVDD = 5.5 V;  $T_J = 150$   $^{\circ}C$ ;  $C_1, C_2 = 0.1$   $\mu F$ ;  $C_3 = 15$  pF;  $R_1, R_2 = 3k\Omega$ ; input 1 MHz 50% duty cycle square wave.

Table 11. Thermal Characteristics

Parameter	Symbol	Test Condition	NB SOIC-8	NB SOIC-16	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$		140	105	$^{\circ}\text{C}/\text{W}$




Figure 3. NB SOIC-8 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2





Figure 4. NB SOIC-16 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

## 2. Functional Description


### 2.1. Theory of Operation

The operation of an Si84xx channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single unidirectional Si84xx channel is shown in Figure 5.



**Figure 5. Simplified Channel Diagram**

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 6 for more details.



**Figure 6. Modulation Scheme**

### 3. Device Operation

Device behavior during start-up, normal operation, and shutdown is shown in Figure 7, where UVLO+ and UVLO- are the positive-going and negative-going thresholds respectively. Refer to Table 12 to determine outputs when power supply (VDD) is not present.

#### 3.1. Device Startup

Outputs are held low during powerup until VDD is above the UVLO threshold for time period  $t_{START}$ . Following this, the outputs follow the states of inputs.

#### 3.2. Under Voltage Lockout

Under Voltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. Both Side A and Side B each have their own under voltage lockout monitors. Each side can enter or exit UVLO independently. For example, Side A unconditionally enters UVLO when AVDD falls below  $AVDD_{UVLO-}$  and exits UVLO when AVDD rises above  $AVDD_{UVLO+}$ . Side B operates the same as Side A with respect to its BVDD supply.




Figure 7. Device Behavior during Normal Operation

## 3.3. Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with  $>30 V_{AC}$ ) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with  $<30 V_{AC}$ ) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 6 on page 9 and Table 7 on page 9 detail the working voltage and creepage/clearance capabilities of the Si84xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, etc.) requirements before starting any design that uses a digital isolator.

The following sections detail the recommended bypass and decoupling components necessary to ensure robust overall performance and reliability for systems using the Si84xx digital isolators.

### 3.3.1. Supply Bypass

Digital integrated circuit components typically require  $0.1 \mu F$  ( $100 \text{ nF}$ ) bypass capacitors when used in electrically quiet environments. However, digital isolators are commonly used in hazardous environments with excessively noisy power supplies. To counteract these harsh conditions, it is recommended that an additional  $1 \mu F$  bypass capacitor be added between VDD and GND on both sides of the package. The capacitors should be placed as close as possible to the package to minimize stray inductance. If the system is excessively noisy, it is recommended that the designer add  $50$  to  $100 \Omega$  resistors in series with the VDD supply voltage source and  $50$  to  $300 \Omega$  resistors in series with the digital inputs/outputs (see Figure 8). For more details, see "5. Errata and Design Migration Guidelines" on page 22.


All components upstream or downstream of the isolator should be properly decoupled as well. If these components are not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing damage if spikes exceed the maximum ratings of the isolator ( $6 \text{ V}$ ). In this case, the  $50$  to  $300 \Omega$  resistors protect the isolator's inputs/outputs (note that permanent device damage may occur if the absolute maximum ratings are exceeded). Functional operation should be restricted to the conditions specified in Table 3, "Si8400/01/02/05 Electrical Characteristics for Bidirectional I2C Channels<sup>1</sup>," on page 5. and Table 4, "Electrical Characteristics for Unidirectional Non-I2C Digital Channels (Si8402/05)," on page 7.

### 3.3.2. Pin Connections

No connect pins are not internally connected. They can be left floating, tied to  $V_{DD}$ , or tied to GND.

### 3.3.3. Output Pin Termination

The nominal output impedance of a non-I<sup>2</sup>C isolator driver channel is approximately  $85 \Omega$ ,  $\pm 40\%$ , which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. The series termination resistor values should be scaled appropriately while keeping in mind the recommendations described in "3.3.1. Supply Bypass" above.



**Figure 8. Recommended Bypass Components for the Si84xx Digital Isolator Family**

### 3.4. Input and Output Characteristics for Non-I<sup>2</sup>C Digital Channels

The Si84xx inputs and outputs for unidirectional channels are standard CMOS drivers/receivers. The nominal output impedance of an isolator driver channel is approximately 85  $\Omega$ ,  $\pm 40\%$ , which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. Table 12 details powered and unpowered operation of the Si84xx's non-I<sup>2</sup>C digital channels.

**Table 12. Si84xx Operation Table**


V <sub>I</sub> Input <sup>1,2</sup>	VDDI State <sup>1,3,4</sup>	VDDO State <sup>1,3,4</sup>	V <sub>O</sub> Output <sup>1,2</sup>	Comments
H	P	P	H	Normal operation.
L	P	P	L	
X <sup>5</sup>	UP	P	L <sup>6</sup>	Upon transition of VDDI from unpowered to powered, V <sub>O</sub> returns to the same state as V <sub>I</sub> in less than 1 $\mu$ s.
X <sup>5</sup>	P	UP	Undetermined	Upon transition of VDDO from unpowered to powered, V <sub>O</sub> returns to the same state as V <sub>I</sub> within 1 $\mu$ s.

**Notes:**


- VDDI and VDDO are the input and output power supplies. V<sub>I</sub> and V<sub>O</sub> are the respective input and output terminals.
- X = not applicable; H = Logic High; L = Logic Low.
- Powered (P) state is defined as 3.0 V < VDD < 5.5 V.
- Unpowered (UP) state is defined as VDD = 0 V.
- Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
- For I<sup>2</sup>C channels, the outputs for a given side go to Hi-Z when power is lost on the opposite side.

## 3.5. Typical Performance Characteristics


The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 2, 3, 4, and 5 for actual specification limits.




**Figure 9. I<sup>2</sup>C Side A Pulling Down (1100 Ω Pull-Up)**




**Figure 12. I<sup>2</sup>C Side A Pulling Up, Side B Following**



**Figure 10. I<sup>2</sup>C Side B Pulling Down**



**Figure 13. Non I<sup>2</sup>C Channel Propagation Delay vs. Temperature**



**Figure 11. I<sup>2</sup>C Side B Pulling Up, Side A Following**






Figure 14. Si84xx Time-Dependent Dielectric Breakdown

Not Recommended  
for New Designs

## 4. Typical Application Overview

### 4.1. I<sup>2</sup>C Background


In many applications, I<sup>2</sup>C, SMBus, and other digital power supply communications, including those for bus power management, the interfaces require galvanic isolation for safety or ground loop elimination. For example, Power over Ethernet (PoE) applications typically use an I<sup>2</sup>C interface for communication between the PoE power sourcing device (PSE), and the earth ground referenced system controller. Galvanic isolation is required both by standard and also as a practical matter to prevent ground loops in Ethernet connected equipment.

The physical interface consists of two wires: serial data (SDA) and serial clock (SCL). These wires are connected to open collector drivers that serve as both inputs and outputs. At first glance, it appears that SDA and SCL can be isolated simply by placing two unidirectional isolators in parallel, and in opposite directions. However, this technique creates feedback that latches the bus line low when a logic low asserted by either master or slave. This problem can be remedied by adding anti-latch circuits, but results in a larger and more expensive solution. The Si840x products offer a single-chip, anti-latch solution to the problem of isolating I<sup>2</sup>C/SMBus applications and require no external components except the I<sup>2</sup>C/SMBus pull-up resistors. In addition, they provide isolation to a maximum of 2.5 kV<sub>RMS</sub>, support I<sup>2</sup>C clock stretching, and operate to a maximum I<sup>2</sup>C bus speed of 1.7 Mbps.

### 4.2. I<sup>2</sup>C Isolator Operation

Without anti-latch protection, bidirectional I<sup>2</sup>C isolators latch when an isolator output logic low propagates back through an adjacent isolator channel creating a stable latched low condition on both sides. Anti-latch protection is typically added to one side of the isolator to avoid this condition (the “A” side for the Si8400/01/02/05).

The following examples illustrate typical circuit configurations using the Si8400/01/02/05.



**Figure 15. Isolated Bus Overview (Bidirectional Channels)**

The “A side” output low ( $V_{OL}$ ) and input low ( $V_{IL}$ ) levels are designed such that the isolator  $V_{OL}$  is greater than the isolator  $V_{IL}$  to prevent the latch condition.

### 4.3. I<sup>2</sup>C Isolator Design Constraints

Table 13 lists the design constraints.

**Table 13. Design Constraints**

Design Constraint	Data Sheet Values	Effect of Bus Pull-up Strength and Temperature
To prevent the latch condition, the isolator output low level must be greater than the isolator input low level.	Isolator $V_{OL}$ 0.8 V typical Isolator $V_{IL}$ 0.6 V typical  Input/Output Logic Low Level Difference $\Delta V_{SDA1}$ , $\Delta V_{SCL1}$ = 50 mV minimum	This is normally guaranteed by the isolator data sheet. However, if the pull up strength is too weak, the output low voltage will fall and can get too close to the input low logic level. These track over temperature.
The bus output low must be less than the isolator input low logic level.	Bus $V_{OL}$ = 0.4 V maximum  Isolator $V_{IL}$ = 0.45 V minimum	If the pull up strength is too large, the devices on the bus might not pull the voltage below the input low range. These have opposite temperature coefficients. Worst case is hot temperature.
The isolator output low must be less than the bus input low.	Bus $V_{IL}$ $0.3 \times V_{DD} = 1.0$ V minimum for $V_{DD} = 3.3$ V  Isolator $V_{OL} = 0.825$ V maximum, (0.5 mA pullup, $-10$ to $125$ °C)	If the pull up strength is too large, the isolator might not pull below the bus input low voltage. Si8400/01/05 Vol: $-1.8$ mV/C CMOS buffer: $-0.6$ mV/C This provides some temperature tracking, but worst case is cold temperature.

### 4.4. I<sup>2</sup>C Isolator Design Considerations

The first step in applying an I<sup>2</sup>C isolator is to choose which side of the bus will be connected to the isolator A side. Ideally, it should be the side which:

1. Is compatible with the range of bus pull up specified by the manufacturer. For example, the Si8400/01/02/05 isolators are normally used with a pull up of 0.5 mA to 3 mA.
2. Has the highest input low level for devices on the bus. Some devices may specify an input low of 0.9 V and other devices might require an input low of  $0.3 \times V_{DD}$ . Assuming a 3.3 V minimum power supply, the side with an input low of  $0.3 \times V_{DD}$  is the better side because this side has an input low level of 1.0 V.
3. Have devices on the bus that can pull down below the isolator input low level. For example, the Si840x input level is 0.45 V. As most CMOS devices can pull to within 0.4 V of GND this is generally not an issue.
4. Has the lowest noise. Due to the special logic levels, noise margins can be as low as 50 mV.

The Si840x isolators are not compatible with devices that have a logic low of 0.8 V. For this situation, a discrete circuit can be used. See “AN352: Low-Cost, High-Speed I<sup>2</sup>C Isolation with Digital Isolators” for additional information.

# Si840x

Figures 16, 17, 18, and 19 illustrate typical circuit configurations using the Si8400, Si8401, Si8402 and Si8405.




Figure 16. Typical Si8400 Application Diagram




Figure 17. Typical Si8401 Application Diagram




Figure 18. Typical Si8402 Application Diagram




Figure 19. Typical Si8405 Application Diagram

Not Recommended  
for New Designs

## 5. Errata and Design Migration Guidelines

The following errata apply to Revision A devices only. See "7.Ordering Guide" on page 25 for more details. No errata exist for Revision B devices.

### 5.1. Power Supply Bypass Capacitors (Revision A and Revision B)

When using the Si840x isolators with power supplies  $\geq 4.5$  V, sufficient VDD bypass capacitors must be present on both the VDD1 and VDD2 pins to ensure the VDD rise time is less than  $0.5 \text{ V}/\mu\text{s}$  (which is  $> 9 \mu\text{s}$  for a  $\geq 4.5$  V supply). Although rise time is power supply dependent,  $\geq 1 \mu\text{F}$  capacitors are required on both power supply pins (VDD1, VDD2) of the isolator device.

#### 5.1.1. Resolution

For recommendations on resolving this issue, see "3.3.1.Supply Bypass" on page 14. Additionally, refer to "7.Ordering Guide" on page 25 for current ordering information.

Not Recommended  
for New Designs

## 6. Pin Descriptions





Table 14. Si8400/01/02 in SO-8 Package

Pin	Name	Description
1	AVDD	Side A power supply terminal; connect to a source of 3.0 to 5.5 V.
2	ASDA	Side A data (open drain) input or output.
3	ASCL	Side A clock input or output. Open drain I/O for Si8400/01. Standard CMOS input for Si8402.
4	AGND	Side A ground terminal.
5	BGND	Side B ground terminal.
6	BSCCL	Side B clock input or output. Open drain I/O for Si8400/01. Push-pull output for Si8402.
7	BSDA	Side B data (open drain) input or output.
8	BVDD	Side B power supply terminal; connect to a source of 3.0 to 5.5 V.

# Si840x



**Table 15. Si8405 in Narrow-Body SO-16 Package**

Pin	Name	Description
1	AVDD	Side A Power Supply Terminal. Connect to a source of 3.0 to 5.5 V.
2	NC	No connection.
3	ASDA	Side A Data (open drain) Input or Output.
4	ADIN	Side A Standard CMOS Digital Input (non I <sup>2</sup> C).
5	ADOUT	Side A Digital Push-Pull Output (non I <sup>2</sup> C).
6	ASCL	Side A Clock (open drain) Input or Output.
7	NC	No connection.
8	AGND	Side A Ground Terminal.
9	BGND	Side B Ground Terminal.
10	NC	No connection.
11	BSCL	Side B Clock (open drain) Input or Output.
12	BDIN	Side B Standard CMOS Digital Input (non I <sup>2</sup> C).
13	BDOUT	Side B Digital Push-Pull Output (non I <sup>2</sup> C).
14	BSDA	Side B Data (open drain) Input or Output.
15	NC	No connection.
16	BVDD	Side B Power Supply Terminal. Connect to a source of 3.0 to 5.5 V.



## 7. Ordering Guide


These devices are not recommended for new designs. Please see the Si860x datasheet for replacement options.

**Table 16. Ordering Guide<sup>1</sup>**

Ordering Part Number (OPN)	Alternative Part Number (APN)	Number of Bidirectional I <sup>2</sup> C Channels	Max I <sup>2</sup> C Bus Speed (MHz)	Number of Unidirectional Channels	Max Data Rate of Non-I <sup>2</sup> C Unidirectional Channels (Mbps)	Isolation Ratings	Package
<b>Revision B Devices<sup>2</sup></b>							
Si8400AA-B-IS	Si8600AB-B-IS	2	1.7	0	—	1 kV <sub>RMS</sub>	NB SOIC-8
Si8400AB-B-IS	Si8600AB-B-IS	2	1.7	0	—	2.5 kV <sub>RMS</sub>	NB SOIC-8
Si8401AA-B-IS	Si8602AB-B-IS	1	1.7	1	—	1 kV <sub>RMS</sub>	NB SOIC-8
Si8401AB-B-IS	Si8602AB-B-IS	1	1.7	1	—	2.5 kV <sub>RMS</sub>	NB SOIC-8
Si8402AB-B-IS	Si8602AB-B-IS	1	1.7	1	10	2.5 kV <sub>RMS</sub>	NB SOIC-8
Si8405AA-B-IS1	Si8605AB-B-IS1	2	1.7	1 forward 1 reverse	10	1 kV <sub>RMS</sub>	NB SOIC-16
Si8405AB-B-IS1	Si8605AB-B-IS1	2	1.7	1 forward 1 reverse	10	2.5 kV <sub>RMS</sub>	NB SOIC-16
<b>Revision A Devices<sup>2</sup></b>							
Si8400AA-A-IS	Si8600AB-B-IS	2	1.7	0	—	1 kV <sub>RMS</sub>	NB SOIC-8
Si8400AB-A-IS	Si8600AB-B-IS	2	1.7	0	—	2.5 kV <sub>RMS</sub>	NB SOIC-8
Si8405AA-A-IS1	Si8605AB-B-IS1	2	1.7	1 forward 1 reverse	10	1 kV <sub>RMS</sub>	NB SOIC-16
Si8405AB-A-IS1	Si8605AB-B-IS1	2	1.7	1 forward 1 reverse	10	2.5 kV <sub>RMS</sub>	NB SOIC-16
<b>Notes:</b>							
<ol style="list-style-type: none"> <li>All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.</li> <li>Revision A and Revision B devices are supported for existing designs.</li> </ol>							

## 8. Package Outline: 8-Pin Narrow Body SOIC

Figure 20 illustrates the package details for the Si840x in an 8-pin SOIC (SO-8). Table 17 lists the values for the dimensions shown in the illustration.




**Figure 20. 8-pin Small Outline Integrated Circuit (SOIC) Package**

**Table 17. Package Diagram Dimensions**

Symbol	Millimeters	
	Min	Max
A	1.35	1.75
A1	0.10	0.25
A2	1.40 REF	1.55 REF
B	0.33	0.51
C	0.19	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.27
$\alpha$	0°	8°

## 9. Land Pattern: 8-Pin Narrow Body SOIC

Figure 21 illustrates the recommended land pattern details for the Si840x in an 8-pin narrow-body SOIC. Table 18 lists the values for the dimensions shown in the illustration.




**Figure 21. PCB Land Pattern: 8-Pin Narrow Body SOIC**

**Table 18. PCM Land Pattern Dimensions (8-Pin Narrow Body SOIC)**

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55
<b>Notes:</b>		
<ol style="list-style-type: none"> <li>1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion).</li> <li>2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.</li> </ol>		

## 10. Package Outline: 16-Pin Narrow Body SOIC

Figure 22 illustrates the package details for the Si840x in a 16-pin narrow-body SOIC (SO-16). Table 19 lists the values for the dimensions shown in the illustration.



**Figure 22. 16-pin Small Outline Integrated Circuit (SOIC) Package**

**Table 19. Package Diagram Dimensions**

Dimension	Min	Max
A	—	1.75
A1	0.10	0.25
A2	1.25	—
b	0.31	0.51
c	0.17	0.25
D	9.90 BSC	
E	6.00 BSC	
E1	3.90 BSC	
e	1.27 BSC	
L	0.40	1.27
L2	0.25 BSC	

Table 19. Package Diagram Dimensions (Continued)

Dimension	Min	Max
h	0.25	0.50
$\theta$	0°	8°
aaa	0.10	
bbb	0.20	
ccc	0.10	
ddd	0.25	


**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Not Recommended  
for New Designs

## 11. Land Pattern: 16-Pin Narrow Body SOIC

Figure 23 illustrates the recommended land pattern details for the Si840x in a 16-pin narrow-body SOIC. Table 20 lists the values for the dimensions shown in the illustration.




**Figure 23. 16-Pin Narrow Body SOIC PCB Land Pattern**

**Table 20. 16-Pin Narrow Body SOIC Land Pattern Dimensions**

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55
<b>Notes:</b>		
<ol style="list-style-type: none"> <li>1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).</li> <li>2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.</li> </ol>		

## 12. Top Marking: 8-Pin Narrow Body SOIC

### 12.1. 8-Pin Narrow Body SOIC Top Marking




### 12.2. Top Marking Explanation

<b>Line 1 Marking:</b>	Base Part Number Ordering Options  (See Ordering Guide for more information).	Si84 = Isolator I <sup>2</sup> C Product Series: <ul style="list-style-type: none"> <li>■ XY = Channel Configuration <ul style="list-style-type: none"> <li>● 00 = Bidirectional SCL and SDA channels</li> <li>● 01/02 = Bidirectional SDA channel; Unidirectional SCL channel</li> </ul> </li> <li>■ S = Speed Grade <ul style="list-style-type: none"> <li>● A = 1.7 Mbps</li> </ul> </li> <li>■ V = Isolation rating <ul style="list-style-type: none"> <li>● A = 1 kV; B = 2.5 kV</li> </ul> </li> </ul>
<b>Line 2 Marking:</b>	YY = Year WW = Work week	Assigned by assembly contractor. Corresponds to the year and work week of the mold date.
	R = Product Rev F = Wafer Fab	First two characters of the manufacturing code from Assembly.
<b>Line 3 Marking:</b>	Circle = 1.1 mm Diameter Left-Justified	"e3" Pb-Free Symbol
	A = Assembly Site I = Internal Code XX = Serial Lot Number	Last four characters of the manufacturing code from assembly.

# Si840x

## 13. Top Marking: 16-Pin Narrow Body SOIC

### 13.1. 16-Pin Narrow Body SOIC Top Marking



### 13.2. Top Marking Explanation

<b>Line 1 Marking:</b>	Base Part Number Ordering Options	Si84 = Isolator product series <ul style="list-style-type: none"> <li>■ XY = Channel Configuration           <ul style="list-style-type: none"> <li>• 05 = Bidirectional SCL, SDA; 1- forward and 1-reverse unidirectional channel</li> </ul> </li> <li>■ S = Speed Grade           <ul style="list-style-type: none"> <li>• A = 1.7 Mbps</li> </ul> </li> <li>■ V = Isolation rating           <ul style="list-style-type: none"> <li>• A = 1 kV; B = 2.5 kV</li> </ul> </li> </ul>
<b>Line 2 Marking:</b>	Circle = 1.2 mm Diameter	"e3" Pb-Free Symbol
	YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
	TTTTTT = Mfg code	Manufacturing Code from Assembly Purchase Order form.
	Circle = 1.2 mm diameter	"e3" Pb-Free Symbol.



## DOCUMENT CHANGE LIST

### Revision 0.1 to Revision 1.0

- Updated document to reflect availability of Revision B silicon.
- Updated Tables 2, 3, 4, and 5.
  - Updated all supply currents and timing parameters.
  - Revised logic low output voltage specifications in Table 3.
- Updated Table 1.
  - Updated absolute maximum supply voltage.
- Updated Table 7.
  - Updated clearance and creepage dimensions.
- Updated "5.Errata and Design Migration Guidelines" on page 22.
- Updated "7.Ordering Guide" on page 25.

### Revision 1.0 to Revision 1.1

- Updated Table 4.
  - Updated Note 1 to reflect output impedance of 85  $\Omega$ .
  - Updated rise and fall time specifications.
- Updated Table 5.
  - Updated CMTI value.
- Updated "7. Ordering Guide".
- Added Si8401 device configuration throughout document.

### Revision 1.1 to Revision 1.2

- Updated document throughout to include MSL improvements to MSL2A.
- Updated "7.Ordering Guide" on page 25.
  - Updated Note 1 in ordering guide table to reflect improvement and compliance to MSL2A moisture sensitivity level.

### Revision 1.2 to Revision 1.3

- Added Si8402 throughout document. Clarified description of Si8401's BSCL pin to indicate pin type is an open output, whereas the Si8402's BSCL pin is a push-pull CMOS pin.
- Updated "7.Ordering Guide" on page 25 to include Si8402.
- Moved Table 1 to page 4.
- Updated Tables 6, 7, 8, and 9.
- Updated Table 12 footnotes.
- Added Figure 14, "Si84xx Time-Dependent Dielectric Breakdown," on page 17.
- Added Figure 18, "Typical Si8402 Application Diagram," on page 20.

### Revision 1.3 to Revision 1.4

- Updated "3.3.1.Supply Bypass" on page 14.
- Added Figure 8, "Recommended Bypass Components for the Si84xx Digital Isolator Family," on page 14.
- Updated "5.1.Power Supply Bypass Capacitors (Revision A and Revision B)" on page 22.

### Revision 1.4 to Revision 1.5

- Updated "7.Ordering Guide" on page 25 to include new title note and " Alternative Part Number (APN)" column.

### Revision 1.5 to Revision 1.6

- Updated part numbers on page 1 and in pin descriptions images.