

Si88x2x Data Sheet

Dual Digital Isolators with DC-DC Converter

The Si88xx integrates Skyworks' proven digital isolator technology with an on-chip isolated dc-dc converter that provides regulated output voltages of 3.3 or 5.0 V (or >5 V with external components) at peak output power levels of up to 5 W. These devices provide up to two digital channels. The dc-dc converter has user-adjustable frequency for minimizing emissions, a soft-start function for safety, a shutdown option and loop compensation. The device requires only minimal passive components and a miniature transformer.

The ultra-low-power digital isolation channels offer substantial data rate, propagation delay, size and reliability advantages over legacy isolation technologies. Data rates up to 100 Mbps max are supported, and all devices achieve propagation delays of only 23 ns max. Ordering options include a choice of dc-dc converter features, isolation channel configurations and a fail-safe mode. All products are certified by UL, CSA, VDE, and CQC.

Applications:

- · Industrial automation systems
- · Hybrid electric and electric vehicles
- · Isolated power supplies
- · Inverters

- Data acquisition
- · Motor control
- · PLCs, distributed control systems

Safety Approval (Pending):

- UL 1577 recognized
 - Up to 5000 Vrms for 1 minute
- CSA approval
 - IEC 60950-1, 62638-1
- · VDE certification conformity
 - VDE0884-10, EN62368-1
- CQC certification approval
 - GB4943.1-2011

KEY FEATURES

- High-speed isolators with integrated dc-dc converter
- Fully-integrated secondary sensing feedback-controlled converter with dithering for low EMI
- dc-dc converter peak efficiency of 83% with external power switch
- Up to 5 W isolated power with external power switch
- Options include dc-dc shutdown, frequency control, and soft start
- Standard Voltage Conversion
 - 3/5 V to isolated 3/5 V
 - 24 V to isolated 3/5 V
 - 3/5 V to isolated 24 V
- 24 V to isolated 24 V
- · Precise timing on digital isolators
 - 0 100 Mbps
 - 18 ns typical prop delay
- · Highly-reliable: 100 year lifetime
- High electromagnetic immunity and ultralow emissions
- · RoHS compliant packages
 - SOIC-20 wide body
 - SOIC-16 wide body
- Isolation of up to 5000 Vrms
- High transient immunity of 100 kV/µs (typical)
- AEC-Q100 qualified
- · Wide temp range
 - -40 to +125 °C

Table of Contents

1.	1. Features List	 			. 4
2.	2. Ordering Guide 5
3.	3. Functional Description....................................	 			. 7
	3.1 Theory of Operation	 			. 7
	3.2 Digital Isolation	 			. 7
	3.3 DC-DC Converter Application Information	 			. 8
	3.3.1 Shutdown				
	3.3.2 Soft-Start				
	3.3.3 Programmable Frequency				
	3.3.5 VREGA, VREGB				
	3.3.6 Output Voltage Control				
	3.3.7 Compensation				
	3.3.8 Thermal Protection				
	3.3.9 Cycle Skipping				
	3.3.10 Low-Voltage Configuration				
	3.3.12 High-Voltage to Low-Voltage Configuration				
	3.3.13 High-Voltage to High-Voltage Configuration				
	3.4 Transformer Design	 			.14
4.	4. Electrical Specifications	 			16
	4.1 Calculating Total Current Consumption	 	-		.28
5.	5. Digital Isolator Device Operation......................	 			29
	5.1 Device Startup	 			.29
	5.2 Undervoltage Lockout	 			.29
	5.3 Layout Recommendations	 			.29
	5.3.1 Supply Bypass				
	5.3.2 Output Pin Termination	 			.29
	5.4 Fail-Safe Operating Mode	 			.30
	5.5 Typical Performance Characteristics	 			.30
6.	6. Pin Descriptions	 			34
7.	7.Package Outlines....................................	 			39
	7.1 Package Outline: 20-Pin Wide Body SOIC	 			.39
	7.2 Package Outline: 16-Pin Wide Body SOIC.				
8.	8. Land Patterns	 			43
	8.1 Land Pattern: 20-Pin SOIC				
	8.2 Land Pattern: 16-Pin Wide-Body SOIC				
9.	9. Top Markings				
		 	•	-	. •

10) R	evision History										47
	9.2	Si88x2x Top Marking: 16-Pin Wide Body SOIC										.46
	9.1	Si88x2x Top Marking: 20-Pin Wide Body SOIC										.45

1. Features List

- · High-speed isolators with integrated dc-dc converter
- Fully-integrated secondary sensing feedback-controlled converter with dithering for low EMI
- dc-dc converter peak efficiency of 83% with external power switch
- Up to 5 W isolated power with external power switch
- Options include dc-dc shutdown, frequency control, and soft start
- · Standard Voltage Conversion
 - 3/5 V to isolated 3/5 V
 - 24 V to isolated 3/5 V
 - 3/5 V to isolated 24 V
 - 24 V to isolated 24 V
- · Precise timing on digital isolators
 - 0 100 Mbps
 - · 18 ns typical prop delay

- · Highly-reliable: 100 year lifetime
- · High electromagnetic immunity and ultra-low emissions
- · RoHS compliant packages
 - · SOIC-20 wide body
 - · SOIC-16 wide body
- · Isolation of up to 5000 Vrms
- High transient immunity of 100 kV/µs (typical)
- · AEC-Q100 qualified
- · Wide temp range
 - –40 to +125 °C

2. Ordering Guide

Industrial and Automotive Grade OPNs

Industrial-grade devices (part numbers having an "-I" in their suffix) are built using well-controlled, high-quality manufacturing flows to ensure robustness and reliability. Qualifications are compliant with AEC-Q100, and defect reduction methodologies are used throughout definition, design, evaluation, qualification, and mass production steps.

Automotive-grade devices (part numbers having an "-A" in their suffix) are built using automotive-specific flows at all steps in the manufacturing process to ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part Approval Process (PPAP) documentation, and feature International Material Data System (IMDS) and China Automotive Material Data System (CAMDS) listing. Qualifications are compliant with AEC-Q100, and a zero-defect methodology is maintained throughout definition, design, evaluation, gualification, and mass production steps.

Table 2.1. Si88x2x Ordering Guide 1,2,3,4,5,6,7

Ordering Part Number (OPN)	Automotive Grade OPN	DC-DC Shut- down	Soft Start	Frequen- cy Control	External Switch	Forward Digital	Reverse Digital	Package
3.75 kVrms Insulat	ion Rating							
Si88220BC-IS	Si88220BC-AS	Y	N	N	N	2	0	WB SOIC-16
Si88221BC-IS	Si88221BC-AS	Y	N	N	N	1	1	WB SOIC-16
Si88222BC-IS	Si88222BC-AS	Y	N	N	N	0	2	WB SOIC-16
Si88320BC-IS	Si88320BC-AS	Y	Y	Y	N	2	0	WB SOIC-20
Si88321BC-IS	Si88321BC-AS	Y	Y	Y	N	1	1	WB SOIC-20
Si88322BC-IS	Si88322BC-AS	Y	Y	Y	N	0	2	WB SOIC-20
Si88420BC-IS	Si88420BC-AS	N	N	N	Y	2	0	WB SOIC-16
Si88421BC-IS	Si88421BC-AS	N	N	N	Y	1	1	WB SOIC-16
Si88422BC-IS	Si88422BC-AS	N	N	N	Y	0	2	WB SOIC-16
Si88620BC-IS	Si88620BC-AS	Y	Y	Y	Y	2	0	WB SOIC-20
Si88621BC-IS	Si88621BC-AS	Y	Y	Y	Y	1	1	WB SOIC-20
Si88622BC-IS	Si88622BC-AS	Y	Y	Y	Y	0	2	WB SOIC-20
Si88220EC-IS	Si88220EC-AS	Y	N	N	N	2	0	WB SOIC-16
Si88221EC-IS	Si88221EC-AS	Y	N	N	N	1	1	WB SOIC-16
Si88222EC-IS	Si88222EC-AS	Y	N	N	N	0	2	WB SOIC-16
Si88320EC-IS	Si88320EC-AS	Y	Y	Y	N	2	0	WB SOIC-20
Si88321EC-IS	Si88321EC-AS	Y	Y	Y	N	1	1	WB SOIC-20
Si88322EC-IS	Si88322EC-AS	Y	Y	Y	N	0	2	WB SOIC-20
Si88420EC-IS	Si88420EC-AS	N	N	N	Y	2	0	WB SOIC-16
Si88421EC-IS	Si88421EC-AS	N	N	N	Y	1	1	WB SOIC-16
Si88422EC-IS	Si88422EC-AS	N	N	N	Y	0	2	WB SOIC-16
Si88620EC-IS	Si88620EC-AS	Y	Y	Y	Y	2	0	WB SOIC-20
Si88621EC-IS	Si88621EC-AS	Υ	Y	Y	Y	1	1	WB SOIC-20
Si88622EC-IS	Si88622EC-AS	Υ	Y	Y	Y	0	2	WB SOIC-20
5.0 kVrms Insulation	on Rating							

Ordering Part Number (OPN)	Automotive Grade OPN	DC-DC Shut- down	Soft Start	Frequen- cy Control	External Switch	Forward Digital	Reverse Digital	Package
Si88220BD-IS	Si88220BD-AS	Y	N	N	N	2	0	WB SOIC-16
Si88221BD-IS	Si88221BD-AS	Y	N	N	N	1	1	WB SOIC-16
Si88222BD-IS	Si88222BD-AS	Y	N	N	N	0	2	WB SOIC-16
Si88320BD-IS	Si88320BD-AS	Y	Y	Y	N	2	0	WB SOIC-20
Si88321BD-IS	Si88321BD-AS	Y	Y	Y	N	1	1	WB SOIC-20
Si88322BD-IS	Si88322BD-AS	Y	Y	Y	N	0	2	WB SOIC-20
Si88420BD-IS	Si88420BD-AS	N	N	N	Y	2	0	WB SOIC-16
Si88421BD-IS	Si88421BD-AS	N	N	N	Y	1	1	WB SOIC-16
Si88422BD-IS	Si88422BD-AS	N	N	N	Y	0	2	WB SOIC-16
Si88620BD-IS	Si88620BD-AS	Y	Y	Y	Y	2	0	WB SOIC-20
Si88621BD-IS	Si88621BD-AS	Y	Y	Y	Y	1	1	WB SOIC-20
Si88622BD-IS	Si88622BD-AS	Y	Y	Y	Y	0	2	WB SOIC-20
Si88220ED-IS	Si88220ED-AS	Y	N	N	N	2	0	WB SOIC-16
Si88221ED-IS	Si88221ED-AS	Y	N	N	N	1	1	WB SOIC-16
Si88222ED-IS	Si88222ED-AS	Y	N	N	N	0	2	WB SOIC-16
Si88320ED-IS	Si88320ED-AS	Y	Y	Y	N	2	0	WB SOIC-20
Si88321ED-IS	Si88321ED-AS	Y	Y	Y	N	1	1	WB SOIC-20
Si88322ED-IS	Si88322ED-AS	Y	Y	Y	N	0	2	WB SOIC-20
Si88420ED-IS	Si88420ED-AS	N	N	N	Y	2	0	WB SOIC-16
Si88421ED-IS	Si88421ED-AS	N	N	N	Y	1	1	WB SOIC-16
Si88422ED-IS	Si88422ED-AS	N	N	N	Y	0	2	WB SOIC-16
Si88620ED-IS	Si88620ED-AS	Y	Y	Y	Y	2	0	WB SOIC-20
Si88621ED-IS	Si88621ED-AS	Y	Y	Y	Y	1	1	WB SOIC-20
Si88622ED-IS	Si88622ED-AS	Y	Y	Y	Υ	0	2	WB SOIC-20

- 1. All packages are RoHS-compliant with peak solder reflow temperatures of 260°C according to the JEDEC industry standard classifications.
- 2. "Si" and "SI" are used interchangeably.
- 3. AEC-Q100 qualified.
- 4. An "R" at the end of the part number denotes tape and reel packaging option.
- 5. All Si88xxxEx product options are default output high on input power loss. All Si88xxxBx product options are default low. See Section 5. Digital Isolator Device Operation for more details about default output behavior.
- 6. Automotive-Grade devices (with an "-A" suffix) are identical in construction materials, topside marking, and electrical parameters to their Industrial-Grade (with a "-I" suffix) version counterparts. Automotive-Grade products are produced utilizing full automotive process flows and additional statistical process controls throughout the manufacturing flow. The Automotive-Grade part number is included on shipping labels.
- 7. In Section 9. Top Markings, the Manufacturing Code represented by either "RTTTTT" or "TTTTTT" contains as its first character a letter in the range N through Z to indicate Automotive-Grade.

3. Functional Description

3.1 Theory of Operation

The Si88xx family of products is capable of transmitting and receiving digital data signals from an isolated power domain to a local system power domain with up to 5 kV of isolation. Each part has four unidirectional digital isolation channels. In addition, Si88xx products include an integrated controller and switches for a dc-dc converter which regulates output voltage by sensing it on the isolated side.

3.2 Digital Isolation

The operation of an Si88xx digital channel is analogous to that of a digital buffer, except an RF carrier transmits data across the isolation barrier. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si88xx channel is shown in Figure 3.1 Simplified Si88xx Channel Diagram on page 7.




Figure 3.1. Simplified Si88xx Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a silicon dioxide capacitive isolation barrier. In the transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See the figure below for more details.




Figure 3.2. Modulation Scheme

3.3 DC-DC Converter Application Information

The Si88xx isolated dc-dc converter is based on a modified fly-back topology and uses an external transformer and Schottky rectifying diode for low cost and high operating efficiency. The PWM controller operates in closed-loop, peak current mode control and generates isolated output voltages with 2 W average output power at 5.0 V. Options are available for up to 24 Vdc input or output operation and externally configured switching frequency.

The dc-dc controller modulates a pair of internal primary-side power switches (see Figure 3.3 Si883xx Block Diagram: 3 V–5 V Input to 3 V–5 V Output on page 10) to generate an isolated voltage at external diode D1 cathode. Closed-loop feedback is provided by a compensated error amplifier, which compares the voltage at the VSNS pin to an internal voltage reference. The resulting error voltage is fed back through the isolation barrier via an internal feedback path to the controller, thus completing the control loop.

For higher input supply voltages than 5 V, an external FET Q2 is modulated by a driver pin ESW as shown in (see Figure 3.5 Si886xx Block Diagram: 24 V Input to 5 V Output on page 12). A shunt resistor based voltage sense pin RSN provides current sensing capability to the controller.

Additional features include an externally-triggered shutdown of the converter functionality using the SH pin and a programmable soft start configured by a capacitor connected to the SS pin. The Si88xx can be used in low- or high-voltage configurations. These features and configurations are explained in more detail below.

3.3.1 Shutdown

This feature allows the operation of the dc-dc converter to be shut down when asserted high. This function is provided by pin 6 (labeled "SH" on the Si882xx) and pin 7 (labeled "SH_FC" on the Si883xx and Si886xx). This feature is not available on the Si884xx. Pin 6 or pin 7 provide the exact same functionality and shut down the dc-dc converter when asserted high. For normal operation, pins 6 and 7 should be connected to ground.

3.3.2 Soft-Start

The dc-dc controller has an internal timer that controls the power conversion start-up to limit inrush current. There is also the Soft Start option where users can program the soft start up by an external capacitor connected to the SS pin. This feature is available on the Si883xx and the Si886xx.

3.3.3 Programmable Frequency

The frequency of the PWM modulator is set to a default of 250 kHz for Si882xx/4xx. Users can program their desired frequency within a given band of 200 kHz to 800 kHz by controlling the time constant of an external RC connected to the SH_FC and SS pins for Si883xx/6xx.

3.3.4 External Transformer Driver

The dc-dc controller has internal switches (VSW) for driving the transformer with up-to a 5.5 V voltage supply. For higher voltages on the primary side, a driver output (ESW) is provided that can drive an external NMOS power transistor for driving the transformer. When this configuration is used, a shunt resistor based voltage sense pin (RSN) provides current sensing to the controller.

3.3.5 VREGA, VREGB

For supporting voltages greater than 5.5 V, an internal voltage regulator (VREGA, VREGB) needs to be used in conjunction with an external NPN transistor, a resistor and a capacitor to provide regulated voltage to the IC.

3.3.6 Output Voltage Control

The isolated output voltage (VOUT) is sensed by a resistor divider that provides feedback to the controller through the VSNS pin. The voltage error is encoded and transmitted back to the primary side controller across the isolation barrier, which in turn changes the duty cycle of the transformer driver. The equation for VOUT is as follows:

$$VOUT = VSNS \times (1 + \frac{R1}{R2}) + R1 \times I_{OFFSET}$$

3.3.7 Compensation

The dc-dc converter uses peak current mode control. The loop is compensated by connecting an external resistor in series with a capacitor from the COMP pin to GNDB. The compensation resistance, RCOMP is fixed at 49.9 k Ω for Si882xx/3xx and 100 k Ω for Si884xx/6xx to match internal resistance. Capacitance value is given by the following equation, where f $_{\rm C}$ is crossover frequency:

$$CCOMP = \frac{6}{2 \times \times f_C \times RCOMP}$$

For more details on the calculations involved, see AN892: Design Guide for Isolated DC/DC Using the Si882xx/883xx.

3.3.8 Thermal Protection

A thermal shutdown circuit is included to protect the system from over-temperature events. The thermal shutdown is activated at a junction temperature that prevents permanent damage from occurring.

3.3.9 Cycle Skipping

Cycle skipping is included to reduce switching power losses at light loads. This feature is transparent to the user and is activated automatically at light loads. The product options with integrated power switches (Si882xx/3xx) may never experience cycle skipping during operation even at light loads while the external power switch options (Si884xx/6xx) are likely to have cycle skipping start at light loads.

3.3.10 Low-Voltage Configuration

The low-voltage configuration is used for converting 3.0 V to 5.5 V. All product options of the Si882xx and Si883xx are intended for this configuration.

An advantage of Si88xx devices over other converters that use this same topology is that the output voltage is sensed on the secondary side without requiring additional optocouplers and support circuitry to bias those optocouplers. This allows the dc-dc to operate with superior line and load regulation while reducing external components and increasing lifetime reliability.

In a typical digital signal isolation application, the dc-dc powers the Si882xx and Si883xx VDDB as shown in the figure below. In addition to powering the isolated side of the dc-dc, it can deliver up to 2 W of power to external loads. The dc-dc requires an input capacitor, C2, blocking capacitor, C1, transformer, T1, rectifying diode, D1, and an output capacitor, C3. Resistors R1 and R2 divide the output voltage to match the internal reference of the error amplifier and set the Vout voltage level. Type 1 loop compensation made by RCOMP and CCOMP are required at the COMP pin. Though it is not necessary for normal operation, we recommend that a snubber be used to reduce any voltage spikes at the VSW pin and minimize radiated emissions.

To ensure reliable dc-dc operation the following layout guidelines are recommended:

- 1. VDDA and VDDP should be connected by the shortest possible trace. A minimum trace width of 15 mils is recommended.
- 2. GNDA and GNDP should be directly connected by the shortest possible trace. A minimum trace width of 15 mils is recommended.
- 3. Bypass capacitor C2 should be directly connected to both VDDP and GNDP. A minimum trace width of 15 mils is recommended.
- 4. GNDA should be directly connected to a ground plane.

More details can be found in AN892: Design Guide for Isolated DC-DC Using the Si882xx/883xx.




Figure 3.3. Si883xx Block Diagram: 3 V-5 V Input to 3 V-5 V Output

3.3.11 Low-Voltage to High-Voltage Configuration

The low-voltage to high-voltage configuration is used for converting 3.0 V - 5.5 V up to 24 V.

In a typical digital signal isolation application, the dc-dc powers the Si882xx and Si883xx VOUT as shown in the figure below. In addition to powering the isolated side of the dc-dc, it can deliver up to 2 W of power to external loads. The dc-dc requires an input capacitor, C2, blocking capacitor, C1, transformer, T1, rectifying diode, D1, and an output capacitor, C3. Resistors R1 and R2 divide the output voltage to match the internal reference of the error amplifier. To supply VDDB, Q3 transistor is biased and filtered by R5 and C4. Type 1 loop compensation made by RCOMP and CCOMP are required at the COMP pin. Though it is not necessary for normal operation, we recommend that a snubber be used to minimize radiated emissions. More details can be found in AN892: Design Guide for Isolated DC-DC Using the Si882xx/883xx.




Figure 3.4. Si883xx Block Diagram: 3 V - 5 V Input to up to 24 V Output

3.3.12 High-Voltage to Low-Voltage Configuration

The high-voltage configuration is used for converting up to 24 V to 3.3 V or 5.0 V. All product options of the Si884xx and Si886xx are intended for this configuration.

Si884xx and Si886xx can be used for dc-dc applications that have primary side voltage greater than 5.5 V. The dc-dc converter uses the isolated flyback topology. With this topology, the switch and sense resistor are external, allowing higher switching voltages. Digital isolator supply VDDA of the Si884xx and Si886xx require a supply less than or equal to 5.5 V. If a suitable supply is not available on the primary side, the VREGA voltage reference with external NPN transistor can supply VDDA. This eliminates the need to design an additional linear regulator circuit. Like the Si882xx and Si883xx, the output voltage is sensed on the secondary side without requiring additional optocouplers and support circuitry to bias those optocouplers. This allows the dc-dc to operate with superior line and load regulation.

The figure below shows the block diagram of an Si886xx with external components. Si886xx is different from the Si882xx/883xx as it has externally-controlled switching frequency and soft start. The dc-dc requires input capacitor C2, transformer T1, switch Q1, sense resistor R4, rectifying diode D1 and an output capacitor C3. To supply VDDA, Q2 transistor is biased and filtered by R3 and C1. External frequency and soft start behavior is set by CSS and RFSW. Resistors R1 and R2 divide the output voltage to match the internal reference of the error amplifier. Type 1 loop compensation made by RCOMP and CCOMP are required at the COMP pin. Though it is not necessary for normal operation, we recommend to use a snubber, to minimize high-frequency emissions. For further details, see AN901: Design Guide for Isolated DC-DC Using the Si884xx/886xx.




Figure 3.5. Si886xx Block Diagram: 24 V Input to 5 V Output

3.3.13 High-Voltage to High-Voltage Configuration

The high-voltage configuration is used for converting up to 24 V to up to 24 V.

Si884xx and Si886xx can be used for dc-dc applications that have primary side voltage greater than 5.5 V. The dcdc converter uses the isolated flyback topology. With this topology, the switch and sense resistor are external, allowing higher switching voltages. Digital isolator supply VDDA of the Si884xx and Si886xx require a supply less than or equal to 5.5 V. If a suitable supply is not available on the primary side, the VREGA voltage reference with external NPN transistor can supply VDDA. This eliminates the need to design an additional linear regulator circuit. Like the Si882xx and Si883xx, the output voltage is sensed on the secondary side without requiring additional optocouplers and support circuitry to bias those optocouplers. This allows the dc-dc to operate with superior line and load regulation.

The figure below shows the block diagram of an Si886xx with external components. Si886xx is different from the Si882xx/883xx as it has externally-controlled switching frequency and soft start. The dc-dc requires input capacitor C2, transformer T1, switch Q1, sense resistor R4, rectifying diode D1 and an output capacitor C3. To supply VDDA, Q2 transistor is biased and filtered by R3 and C1. External frequency and soft start behavior is set by CSS and RFSW. Resistors R1 and R2 divide the output voltage to match the internal reference of the error amplifier. To supply VDDB, Q3 transistor is biased and filtered by R5 and C4. Type 1 loop compensation made by RCOMP and CCOMP are required at the COMP pin. Though it is not necessary for normal operation, we recommend to use a snubber, to minimize high-frequency emissions. For further details, see *AN901: Design Guide for Isolated DC-DC Using the Si884xx/886xx*.




Figure 3.6. Si886xx Block Diagram: Up to 24 V Input to up to 24 V Output

3.4 Transformer Design

The table below provides a list of transformers and their parametric characteristics that have been validated to work with Si882xx/3xx products (input voltage of 3 to 5 V) and Si884xx/Si886xx products (input voltage of 24 V). It is recommended that users order the transformers from the vendors per the part numbers given below. Refer to AN892: Design Guide for Isolated DC/DC using the Si882xx/ 883xx and AN901: Design Guide for Isolated DC/DC using the Si884xx/886xx for voltage translation applications not listed below.

To manufacture transformers from your preferred suppliers that may not be listed below, please specify to supplier the parametric characteristics as specified in the table below for a given input voltage and isolation rating.

Table 3.1. Transformer Specifications

Transformer Supplier	Ordering Part #	Input Voltage	Output Voltage	Turns Ratio P:S	Leakage Inductance	Primary Inductance	Primary Resistance	Isolation Rating
UMEC (http:// www.umec- usa.com)	UTB02185s	4.5 – 5.5 V	3.0 – 5.5V	1.0:4.0	100 nH max	2 μH ± 5%	0.05 Ω max	2.5 kV _{RMS}
UMEC (http:// www.umec- usa.com)	UTB02205s	12V, 24V	3.3 – 5.0V, 15V	3.0:1.0	800 nH max	25 μH ± 5%	0.135 Ω max	2.5 kV _{RMS}
UMEC (http:// www.umec- usa.com)	UTB02240s	4.5 – 5.5V	3.0 – 5.5V	1.0:4.0	100 nH max	2 μH ±5%	0.05 Ω max	5 kV _{RMS}
UMEC (http:// www.umec- usa.com)	UTB02250s	7 – 24 V	3.3 – 5.5V	3.0:1.0	600 nH max	25 μH ± 5%	0.135 Ω max	5 kV _{RMS}
Coilcraft ¹ (http:// www.coil- craft.com)	TA7608-AL	4.5 – 5.5 V	3.0 – 5.5V	1.0:4.0	60 nH max	2 µH ± 5%	0.033 Ω max	2.5 kV _{RMS}
Coilcraft ¹ (http:// www.coil- craft.com)	TA7618-AL	4.5 – 5.5V	3.0 – 5.5V	1.0:4.0	64 nH max	2.0 μH ±5%	0.031 Ω max	5 kV _{RMS}
Coilcraft ¹ (http://www.coil-craft.com)	TA7788-AL	12V	5V, 15V	1.00 : 1.25 : 0.75	554 nH max	25 μH ±5%	0.49 Ω max	5 kV _{RMS}
Coilcraft ¹ (http:// www.coil- craft.com)	UA7902	12V	5V, 15V	3.0:1.0	971 nH max	25 μH ±5%	0.075 Ω max	5 kV _{RMS}
TDK (http://www.tdk.com)	P100940_A1	4.5 – 5.5V	3.0 – 5.5V	1.0:4.0	40 nH max	2.0 µH ±10%	0.1 Ω max	2.4 kV _{RMS}
Mentech ¹ (http://www.mnc-tek.com)	TTER09-0457S1	8 - 24 V	15V, 24V	1.0:1.0	550 nH max	25 μH ±10%	0.4 Ω max	2.5 kV _{RMS}
Mentech ¹ (http:// www.mnc- tek.com)	TTER09-0458S1	8 - 24 V	8 - 24 V	1.0:1.0	550 nH max	25 μH ±10%	0.4 Ω max	5 kV _{RMS}

Transformer Supplier	Ordering Part #	Input Voltage	Output Voltage	Turns Ratio P:S	Leakage Inductance	Primary Inductance	Primary Resistance	Isolation Rating
Mentech ¹ (http:// www.mnc- tek.com)	TTER09-0568S1	3.0 - 5.5 V	5.0 V	1.0:4.0	100 nH max	1.5 μH ±8%	0.05 Ω max	5 kV _{RMS}
Pulse (http:// www.pulsee- lectron- ics.com/)	PA4896NL	8 – 24 V	7 – 24 V	1.0:1.0	650 nH max	25 μH ±10%	0.25 Ω max	2.5 kV _{RMS}
Pulse (http:// www.pulsee- lectron- ics.com/)	PA4897NL	8 – 24 V	7 – 24 V	1.0:1.0	650 nH max	25 μH ±10%	0.25 Ω max	5 kV _{RMS}

- 1. AEC-Q200 qualified.
- 2. For reference design details, see AN892: Design Guide for Isolated DC/DC using the Si882xx/883xx or AN901: Design Guide for Isolated DC/DC using the Si884xx/886xx.

4. Electrical Specifications

Table 4.1. Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Ambient Operating Temperature	T _A	-40	25	125	°C
Power Input Voltage	VDDP	3.0	_	5.5	V
Supply Voltage	VDDA	3.0	_	5.5	V
	VDDB	3.0	_	5.5	V

Table 4.2. Electrical Characteristics¹

 V_{IN} = 24 V; V_{DDA} = V_{DDP} = 3.0 to 5.5 V (see Figure 4.2 Measurement Circuit for Converter Efficiency and Regulation for Si882xx, Si883xx on page 23) for all Si8822x/32x; V_{DDA} = 4.3 V (see Figure 4.3 Measurement Circuit for Converter Efficiency and Regulation for Si884xx, Si886xx on page 23) for all Si8842x/62x; V_{DDA} = 4.3 to 125 °C unless otherwise noted.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DC/DC Converter					•	
Switching Frequency Si8822x, Si8842x	FSW	_	225	250	275	kHz
		R _{FSW} = 23.3 kΩ FSW = 1025.5/(RFSW x CSS) CSS = 220 nF (see Figure 3.5 Si886xx Block Diagram: 24 V Input to 5 V Output on page 12) (1% tolerance on BOM)	180	200	220	kHz
Switching Frequency Si8832x, Si8862x	FSW	$R_{FSW} = 9.3 \text{ k}\Omega$ $FSW = 1025.5/(RFSW \times CSS)$ $CSS = 220 \text{ nF}$ (see Figure 3.5 Si886xx Block Diagram: 24 V Input to 5 V Output on page 12) $(1\% \text{ tolerance on BOM})$	450	500	550	kHz
		R _{FSW} = 5.18 kΩ, CSS = 220 nF (see Figure 3.5 Si886xx Block Diagram: 24 V Input to 5 V Output on page 12)	810	900	990	kHz
VSNS voltage	VSNS	II OAD - 0 A	1.002	1.05	1.097	V
VSNS current offset	I _{offset}	ILOAD = 0 A	-500	_	500	nA
Output Voltage Accuracy ²			-5	_	+5	%

Unit	Max	Тур	Min	Test Condition	Symbol	Parameter
mV/V	-	1	_	See Figure 4.2 Measurement Circuit for Converter Efficien- cy and Regulation for Si882xx, Si883xx on page 23 ILOAD = 50 mA VDDP varies from 4.5 to 5.5 V	ΔVOUT(line)/ ΔVDDP	Line Regulation
%	_	0.1	_	See Figure 4.2 Measurement Circuit for Converter Efficien- cy and Regulation for Si882xx, Si883xx on page 23 ILOAD = 50 to 400 mA	ΔVOUT(load)/ VOUT	Load Regulation
				ILOAD = 100 mA		
mV p-p	_	100	_	See Figure 4.2 Measurement Circuit for Converter Efficien- cy and Regulation for Si882xx, Si883xx on page 23 See Figure 4.3 Measurement Circuit for Converter Efficien- cy and Regulation for Si884xx, Si886xx on page 23	_	Output Voltage Ripple Si8822x, Si8832x Si8842x, Si8862x
%	-	2	_	See Figure 4.2 Measurement Circuit for Converter Efficien- cy and Regulation for Si882xx, Si883xx on page 23 CIN = COUT = 0.1 µF in parallel with 10 µF, ILOAD = 0 A	ΔVOUT(start)	Turn-on overshoot
						Continuous Output Current
						Si8822x, Si8832x
	_	400	_			5.0 V to 5.0 V
	_	400	_	See Figure 4.2 Measurement		3.3 V to 3.3 V
mA	_	250	_	cy and Regulation for Si882xx,	ILOAD(max)	3.3 V to 5.0 V
	_	550	_	Si883xx on page 23		5.0 V to 3.3 V
						Si8842x, Si8862x
	_	1000	_			24.0 to 5.0 V
	_	1500	_			24.0 to 3.3 V
А	_	3	_	See Figure 4.2 Measurement Circuit for Converter Efficien- cy and Regulation for Si882xx, Si883xx on page 23	ILIM	Cycle-by-cycle average current limit Si8822x, Si8832x
				Output short circuited		
mA	_	30	_	See Figure 4.2 Measurement Circuit for Converter Efficien- cy and Regulation for Si882xx, Si883xx on page 23 VDDP = VDDA = 5 V	IDDPQ_DCDC3	No Load Supply Current IDDP Si8822x, Si8832x
	- - - - -	250 550 1000 1500	- - - -	Circuit for Converter Efficiency and Regulation for Si882xx, Si883xx on page 23 See Figure 4.2 Measurement Circuit for Converter Efficiency and Regulation for Si882xx, Si883xx on page 23 Output short circuited See Figure 4.2 Measurement Circuit for Converter Efficiency and Regulation for Si882xx, Si883xx on page 23	ILIM	3.3 V to 5.0 V 5.0 V to 3.3 V Si8842x, Si8862x 24.0 to 5.0 V 24.0 to 3.3 V Cycle-by-cycle average current limit Si8822x, Si8832x No Load Supply Current IDDP

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
No Load Supply Current IDDA Si8822x, Si8832x	IDDAQ_DCDC4	See Figure 4.2 Measurement Circuit for Converter Efficien- cy and Regulation for Si882xx, Si883xx on page 23	_	5.7	_	mA
		VDDP = VDDA = 5 V				
No Load Supply Current IDDP Si8842x, Si8862x	IDDPQ_DCDC3	See Figure 4.3 Measurement Circuit for Converter Efficien- cy and Regulation for Si884xx, Si886xx on page 23	_	0.8	_	mA
		VIN = 24 V				
No Load Supply Current IDDA Si8842x, Si8862x	IDDAQ_DCDC4	See Figure 4.3 Measurement Circuit for Converter Efficien- cy and Regulation for Si884xx, Si886xx on page 23	_	5.8	_	mA
		VIN = 24 V				
Peak Efficiency Si8822x, Si8832x		See Figure 4.2 Measurement Circuit for Converter Efficien- cy and Regulation for Si882xx, Si883xx on page 23	_	78	_	
Si8842x, Si8862x	η	See Figure 4.3 Measurement Circuit for Converter Efficien- cy and Regulation for Si884xx, Si886xx on page 23	-	83	_	%
Voltage Regulator Reference Voltage Si8842x, Si8862x	VREGA, VREGB	I _{REG} = 600 μA See Figure 5.11 Efficiency vs. Load Current over Temperature (5.0 to 5.0 V) on page 31 for typical I–V curve	_	4.8	_	V
VREG tempco	K _{TVREG}	_	_	-0.43	_	mV/°C
VREG input current	I _{REG}	_	350	_	950	μA
Soft start time, full load Si8822x, Si8842x Si8832x, Si8862x	tssт	See Figure 5.16 24 V–5 V VOUT Startup vs.Time, No Load Current on page 32 through Figure 5.21 5 V–5 V VOUT Startup vs.Time (400 mA Load Current) on page 33 for typical soft start times over	-	25 50	_	ms
Restart Delay from Over-Temperature Event	t _{OTP}	load conditions. —		21	_	s
Digital Isolator						
VDD Undervoltage Threshold	VDDUV+	VDDA, VDDB rising		2.7	_	V
VDD Undervoltage Threshold	VDDUV-	VDDA, VDDB falling		2.6	_	V
VDD Undervoltage Hysteresis	VDD _{HYS}	_	_	100	_	mV
Positive-Going Input Threshold	VT+	All inputs rising	_	1.67	_	V
Negative-Going Input Threshold	VT-	All inputs falling		1.23	_	V
Input Hysteresis	V _{HYS}	_	_	0.44	_	V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}	_	2.0	_	_	V
Low Level Input Voltage	V _{IL}	_	_	_	0.8	V
High Level Output Voltage	V _{OH}	I _{OH} = -4 mA	V _{DDA} , V _{DDB} – 0.4	_	_	V
Low Level Output Voltage	V _{OL}	I _{OL} = 4 mA	_	_	0.4	V
Input Leakage Current	IL	_	_	_	±10	μA
Output Impedance	Z _O	_	_	50	_	Ω
Supply Current, C _{LOAD} = 15 pF						1
DC, VDDx = 3.3 V ± 10%						
Si88x20ED						
V_{DDA}	_	All inputs = 0	4.2	7.2	10.2	
V_{DDB}	_	All inputs = 0	2.5	4.5	6.5	
V_{DDA}	_	All inputs = 1	1.8	4.8	7.8	- mA
V_{DDB}	_	All inputs = 1	2.0	4.0	6.0	-
Si88x21ED						1
V_{DDA}	_	All inputs = 0	2.7	5.7	8.7	
V_{DDB}	_	All inputs = 0	3.9	5.9	7.9	^
V_{DDA}	_	All inputs = 1	1.8	4.8	7.8	- mA
V_{DDB}	_	All inputs = 1	2.0	4.0	6.0	-
Si88x22ED						1
V_{DDA}	_	All inputs = 0	0.8	3.8	6.8	
V_{DDB}	_	All inputs = 0	5.3	7.3	9.3	^
V_{DDA}	_	All inputs = 1	1.8	4.8	7.8	- mA
V_{DDB}	_	All inputs = 1	2.0	4.0	6.0	-
Si88x20BD						
V_{DDA}	_	All inputs = 0	1.8	4.8	7.8	
V_{DDB}	_	All inputs = 0	2.0	4.0	6.0	mA
V_{DDA}	_	All inputs = 1	4.2	7.2	10.2	- IIIA
V_{DDB}	_	All inputs = 1	2.5	4.5	6.5	_
Si88x21BD						1
V_{DDA}	_	All inputs = 0	1.8	4.8	7.8	
V_{DDB}	_	All inputs = 0	2.0	4.0	6.0	^
V_{DDA}	_	All inputs = 1	2.7	5.7	8.7	- mA
V_{DDB}	_	All inputs = 1	3.9	5.9	7.9	
Si88x22BD			'		1	1

Voide — All inputs = 0 2.0 4.0 6.0 Voide — All inputs = 1 0.8 3.8 6.8 Voide — All inputs = 1 5.3 7.3 9.3 DC, VDDx = 5 V ± 10% Si88x20ED VDDA — All inputs = 0 6.5 9.5 12.5 VDDA — All inputs = 0 2.5 4.5 6.5 VDDA — All inputs = 1 3.0 6.0 9.0 VDDA — All inputs = 1 2.0 4.0 6.0 VDDA — All inputs = 0 5.0 8.0 11.0 MA VDDA — All inputs = 0 5.0 8.0 11.0 MA VDDA — All inputs = 0 3.5 6.5 9.5 MA VDDA — All inputs = 0 3.5 6.5 9.5 MA VDDA <	Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Mark Mark	V_{DDA}	_	All inputs = 0	1.8	4.8	7.8	
Votos — All inputs = 1 0.8 3.8 6.8 Votos — All inputs = 1 5.3 7.3 9.3 Dot, VDbx = 5 V ± 10% Si88x20ED Votos — All inputs = 0 6.5 9.5 12.5 Votos — All inputs = 1 3.0 6.0 9.0 Votos — All inputs = 1 2.0 4.0 6.0 Si88x2teD Votos — All inputs = 0 5.0 8.0 11.0 Votos — All inputs = 0 4.0 6.0 8.0 Votos — All inputs = 1 3.0 6.0 9.0 Votos — All inputs = 1 3.0 6.0 9.0 Votos — All inputs = 1 3.0 6.0 9.5 Votos — All inputs = 0 3.5 6.5 9.5 Votos — All inputs = 1 3.0 6.0 9.0 <t< td=""><td>V_{DDB}</td><td>_</td><td>All inputs = 0</td><td>2.0</td><td>4.0</td><td>6.0</td><td></td></t<>	V_{DDB}	_	All inputs = 0	2.0	4.0	6.0	
DC, VDDx = 5 V ± 10% Si88x20ED VDDA — All inputs = 0 6.5 9.5 12.5 All inputs = 0 2.5 4.5 6.5 mA VDDA — All inputs = 1 3.0 6.0 9.0 mA VDDA — All inputs = 1 2.0 4.0 6.0 si8sx21ED VDDA — All inputs = 0 5.0 8.0 11.0 mA VDDB — All inputs = 0 4.0 6.0 8.0 mA VDDB — All inputs = 0 4.0 6.0 8.0 mA VDDB — All inputs = 1 2.0 4.0 6.0 8.0 VDDA — All inputs = 1 2.0 4.0 6.0 9.0 VDDA — All inputs = 0 3.5 6.5 9.5 MA VDDA — All inputs = 1 2.0 4.0 6.0 8.0 VDDA — All inputs = 0	V_{DDA}	_	All inputs = 1	0.8	3.8	6.8	mA
\$\frac{\text{Si88x20ED}}{\text{V}_{DDA}}\$ \[\text{V}_{DDA}\$ \	V_{DDB}	_	All inputs = 1	5.3	7.3	9.3	
VoDA — All inputs = 0 6.5 9.5 12.5 VoDB — All inputs = 0 2.5 4.5 6.5 VoDA — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 Si88x21ED VDDA — All inputs = 0 4.0 6.0 8.0 11.0 VDDA — All inputs = 0 4.0 6.0 8.0 mA VDDA — All inputs = 1 3.0 6.0 9.0 mA VDDA — All inputs = 1 2.0 4.0 6.0 8.0 MADA — All inputs = 0 3.5 6.5 9.5 9.5 VDDA — All inputs = 0 3.5 6.5 9.5 9.5 VDDA — All inputs = 1 3.0 6.0 9.0 9.0 VDDA — All inputs = 0 3.0 6.0 9.0	DC, VDDx = 5 V ± 10%				1	1	
VDDB — All inputs = 0 2.5 4.5 6.5 VDDA — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 Si88x21ED VDDA — All inputs = 0 5.0 8.0 11.0 VDDB — All inputs = 0 4.0 6.0 8.0 VDDA — All inputs = 1 3.0 6.0 9.0 VDDA — All inputs = 1 2.0 4.0 6.0 Si88x22ED VDDA — All inputs = 0 3.5 6.5 9.5 VDDA — All inputs = 1 3.0 6.0 9.0 VDDA — All inputs = 1 3.0 6.0 9.0 VDDA — All inputs = 1 3.0 6.0 9.0 VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0	Si88x20ED						
Voda — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 Si88x21ED VDDA — All inputs = 0 5.0 8.0 11.0 VDDB — All inputs = 0 4.0 6.0 8.0 VDDA — All inputs = 1 3.0 6.0 9.0 Si88x22ED VDDA — All inputs = 0 3.5 6.5 9.5 VDDA — All inputs = 0 5.5 7.5 9.5 VDDA — All inputs = 1 3.0 6.0 9.0 VDDA — All inputs = 1 3.0 6.0 9.0 SI88x20BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0	V_{DDA}	_	All inputs = 0	6.5	9.5	12.5	
VDDA — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 SI88x21ED VDDA — All inputs = 0 5.0 8.0 11.0 VDDB — All inputs = 0 4.0 6.0 8.0 VDDA — All inputs = 1 3.0 6.0 9.0 VDDA — All inputs = 1 2.0 4.0 6.0 SI88x2ZED VDDA — All inputs = 0 3.5 6.5 9.5 VDDA — All inputs = 0 5.5 7.5 9.5 VDDA — All inputs = 1 2.0 4.0 6.0 SI88x20BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0	V_{DDB}	_	All inputs = 0	2.5	4.5	6.5	mΛ
Si88x21ED	V_{DDA}	_	All inputs = 1	3.0	6.0	9.0	IIIA
VDDA — All inputs = 0 5.0 8.0 11.0 VDDB — All inputs = 0 4.0 6.0 8.0 VDDA — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 VDDA — All inputs = 0 3.5 6.5 9.5 VDDA — All inputs = 1 3.0 6.0 9.0 VDDA — All inputs = 1 2.0 4.0 6.0 VDDA — All inputs = 1 2.0 4.0 6.0 SI88X2BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 6.5 9.5 12.5 VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 3.0 6.0 9.0 V	V_{DDB}	_	All inputs = 1	2.0	4.0	6.0	
VDDB — All inputs = 0 4.0 6.0 8.0 VDDA — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 SI88x22ED VDDA — All inputs = 0 3.5 6.5 9.5 VDDA — All inputs = 0 5.5 7.5 9.5 VDDA — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 SI88x20BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 2.5 4.5 6.5 SI88x21BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 2.0 4.0 6.0 VDDB — All inputs = 1 5.0 8.0 11.0	Si88x21ED						
Voda — All inputs = 1 3.0 6.0 9.0 Voda — All inputs = 1 2.0 4.0 6.0 Si88x22ED Voda — All inputs = 0 3.5 6.5 9.5 Voda — All inputs = 1 3.0 6.0 9.0 Voda — All inputs = 1 2.0 4.0 6.0 Si88x20BD Voda — All inputs = 0 3.0 6.0 9.0 Voda — All inputs = 0 2.0 4.0 6.0 Voda — All inputs = 1 6.5 9.5 12.5 Voda — All inputs = 1 2.5 4.5 6.5 Si88x21BD — All inputs = 0 3.0 6.0 9.0 Voda — All inputs = 1 5.0 8.0 11.0 MADDA — All inputs = 1 5.0 8.0 11.0 MODB — All inputs = 1	V_{DDA}	_	All inputs = 0	5.0	8.0	11.0	
Vode — All inputs = 1 3.0 6.0 9.0 Vode — All inputs = 1 2.0 4.0 6.0 Si88x22ED Vode — All inputs = 0 3.5 6.5 9.5 Vode — All inputs = 0 5.5 7.5 9.5 Vode — All inputs = 1 3.0 6.0 9.0 Vode — All inputs = 1 2.0 4.0 6.0 Si88x20BD — All inputs = 0 3.0 6.0 9.0 Vode — All inputs = 0 2.0 4.0 6.0 Vode — All inputs = 1 6.5 9.5 12.5 Vode — All inputs = 1 2.5 4.5 6.5 Si88x21BD — All inputs = 0 3.0 6.0 9.0 Vode — All inputs = 1 5.0 8.0 11.0 Vode — All inputs = 1 5.0 8.0	V_{DDB}	_	All inputs = 0	4.0	6.0	8.0	mΛ
Si88x22ED VDDA — All inputs = 0 3.5 6.5 9.5 VDDB — All inputs = 0 5.5 7.5 9.5 VDDA — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 Si88x20BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 1 6.5 9.5 12.5 VDDA — All inputs = 1 2.5 4.5 6.5 Si88x21BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 WDDB — All inputs = 1 5.0 8.0 11.0 MA — All inputs = 1 4.0 6.0 8.0 VDDA — All inputs = 1 4.0 6.0 8.0 Si88x22BD — All inputs = 0 3.0 6.0 9.0 VDDA <td>V_{DDA}</td> <td>_</td> <td>All inputs = 1</td> <td>3.0</td> <td>6.0</td> <td>9.0</td> <td>IIIA</td>	V_{DDA}	_	All inputs = 1	3.0	6.0	9.0	IIIA
VDDA — All inputs = 0 3.5 6.5 9.5 VDDB — All inputs = 1 3.0 6.0 9.0 VDDA — All inputs = 1 2.0 4.0 6.0 Si88x20BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 6.5 9.5 12.5 VDDA — All inputs = 1 2.5 4.5 6.5 Si88x21BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 2.0 4.0 6.0 WDDA — All inputs = 1 5.0 8.0 11.0 MA — All inputs = 1 4.0 6.0 8.0 Si88x22BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 2.0 4.0	V_{DDB}	_	All inputs = 1	2.0	4.0	6.0	
VDDB — All inputs = 0 5.5 7.5 9.5 VDDA — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 Si88x20BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 2.0 4.0 6.0 VDDB — All inputs = 1 6.5 9.5 12.5 Si88x21BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 2.0 4.0 6.0 WDDA — All inputs = 1 5.0 8.0 11.0 WDDA — All inputs = 1 4.0 6.0 8.0 Si88x22BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 3.0 6.0	Si88x22ED						
VDDA — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 Si88x20BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 6.5 9.5 12.5 VDDB — All inputs = 1 2.5 4.5 6.5 Si88x21BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 1 5.0 8.0 11.0 VDDB — All inputs = 1 4.0 6.0 8.0 Si88x22BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0	V_{DDA}	_	All inputs = 0	3.5	6.5	9.5	
VDDA — All inputs = 1 3.0 6.0 9.0 VDDB — All inputs = 1 2.0 4.0 6.0 Si88x20BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 6.5 9.5 12.5 VDDB — All inputs = 1 2.5 4.5 6.5 Si88x21BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDB — All inputs = 1 5.0 8.0 11.0 WDDB — All inputs = 1 4.0 6.0 8.0 Si88x22BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 3.0 6.0 9.0 ADDB	V_{DDB}	_	All inputs = 0	5.5	7.5	9.5	mΛ
Si88x20BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 6.5 9.5 12.5 VDDB — All inputs = 1 2.5 4.5 6.5 Si88x21BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 WDDA — All inputs = 1 5.0 8.0 11.0 MA — All inputs = 1 4.0 6.0 8.0 Si88x22BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 WDDB — All inputs = 0 2.0 4.0 6.0 MA — All inputs = 1 3.5 6.5 9.5	V_{DDA}	_	All inputs = 1	3.0	6.0	9.0	IIIA
VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 6.5 9.5 12.5 VDDB — All inputs = 1 2.5 4.5 6.5 Si88x21BD — All inputs = 0 3.0 6.0 9.0 VDDA — All inputs = 0 2.0 4.0 6.0 VDDB — All inputs = 1 5.0 8.0 11.0 VDDB — All inputs = 1 4.0 6.0 8.0 Si88x22BD — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDB — All inputs = 0 2.0 4.0 6.0 MA — All inputs = 1 3.5 6.5 9.5	V_{DDB}	_	All inputs = 1	2.0	4.0	6.0	
VDDB — All inputs = 0 2.0 4.0 6.0 PMA VDDA — All inputs = 1 6.5 9.5 12.5 12.5 VDDB — All inputs = 1 2.5 4.5 6.5 6.5 Si88x21BD — All inputs = 0 3.0 6.0 9.0	Si88x20BD						
VDDA — All inputs = 1 6.5 9.5 12.5 VDDB — All inputs = 1 2.5 4.5 6.5 Si88x21BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 mA VDDA — All inputs = 1 5.0 8.0 11.0 mA Si88x22BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 3.5 6.5 9.5	V_{DDA}	_	All inputs = 0	3.0	6.0	9.0	
VDDA — All inputs = 1 6.5 9.5 12.5 VDDB — All inputs = 1 2.5 4.5 6.5 Si88x21BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 5.0 8.0 11.0 MA VDDB — All inputs = 1 4.0 6.0 8.0 Si88x22BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 3.5 6.5 9.5	V_{DDB}	_	All inputs = 0	2.0	4.0	6.0	m ^
Si88x21BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 5.0 8.0 11.0 VDDB — All inputs = 1 4.0 6.0 8.0 Si88x22BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 3.5 6.5 9.5	V_{DDA}	_	All inputs = 1	6.5	9.5	12.5	IIIA
VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 5.0 8.0 11.0 VDDB — All inputs = 1 4.0 6.0 8.0 Si88x22BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 3.5 6.5 9.5	V_{DDB}	_	All inputs = 1	2.5	4.5	6.5	
VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 5.0 8.0 11.0 VDDB — All inputs = 1 4.0 6.0 8.0 Si88x22BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 3.5 6.5 9.5	Si88x21BD						
VDDA — All inputs = 1 5.0 8.0 11.0 mA VDDB — All inputs = 1 4.0 6.0 8.0 Si88x22BD VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 3.5 6.5 9.5	V_{DDA}	_	All inputs = 0	3.0	6.0	9.0	
V _{DDA} — All inputs = 1 5.0 8.0 11.0 V _{DDB} — All inputs = 1 4.0 6.0 8.0 Si88x22BD — All inputs = 0 3.0 6.0 9.0 V _{DDA} — All inputs = 0 2.0 4.0 6.0 V _{DDA} — All inputs = 1 3.5 6.5 9.5	V_{DDB}	_	All inputs = 0	2.0	4.0	6.0	m^
Si88x22BD V _{DDA} — All inputs = 0 3.0 6.0 9.0 V _{DDB} — All inputs = 0 2.0 4.0 6.0 V _{DDA} — All inputs = 1 3.5 6.5 9.5	V_{DDA}	_	All inputs = 1	5.0	8.0	11.0	IIIA
VDDA — All inputs = 0 3.0 6.0 9.0 VDDB — All inputs = 0 2.0 4.0 6.0 VDDA — All inputs = 1 3.5 6.5 9.5	V_{DDB}	_	All inputs = 1	4.0	6.0	8.0	
V _{DDB} — All inputs = 0 2.0 4.0 6.0 V _{DDA} — All inputs = 1 3.5 6.5 9.5	Si88x22BD						
V _{DDA} — All inputs = 1 3.5 6.5 9.5	V_{DDA}	_	All inputs = 0	3.0	6.0	9.0	
V _{DDA} — All inputs = 1 3.5 6.5 9.5	V_{DDB}	_	All inputs = 0	2.0	4.0	6.0	m^
V _{DDB} — All inputs = 1 5.5 7.5 9.5	V_{DDA}	_	All inputs = 1	3.5	6.5	9.5	mA
	V_{DDB}	_	All inputs = 1	5.5	7.5	9.5	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Note: For calculating total curren	t, including the dy	namic component, see Calculating	Total Curre	nt Consumpt	ion.	
Timing Characteristics						
Data Rate			0		100	Mbps
Minimum Pulse Width	_	_	10		100	
Willimum Pulse Width	_	Occ Figure 4.4 December	10	_	_	ns
Propagation Delay	t _{PHL}	See Figure 4.1 Propagation Delay Timing for Digital Channels on page 22	12.0	17.0	22.0	ns
		VDDx = 3.3 V				
Propagation Delay	t _{PLH}	See Figure 4.1 Propagation Delay Timing for Digital Chan- nels on page 22	11.0	15.0	20.0	ns
		VDDx = 3.3 V				
Propagation Delay	t _{PHL}	See Figure 4.1 Propagation Delay Timing for Digital Chan- nels on page 22	13.0	18.0	23.0	ns
		VDDx = 5.0 V				
Propagation Delay	t _{PLH}	See Figure 4.1 Propagation Delay Timing for Digital Chan- nels on page 22	10.0	13.0	18.0	ns
		VDDx = 5.0 V				
Pulse Width Distortion	PWD	See Figure 4.1 Propagation Delay Timing for Digital Chan- nels on page 22	_	2.5	5.0	ns
		VDDx = 3.3 V				
Pulse Width Distortion	PWD	See Figure 4.1 Propagation Delay Timing for Digital Chan- nels on page 22	_	4.5	7.0	ns
		VDDx = 5.0 V				
Propagation Delay Skew ⁶	t _{PSK(P-P)}	_	_	3.0	10.0	ns
Channel-Channel Skew	t _{PSK}	_	_	2.0	4.0	ns
Output Rise Time	t _r	C _L = 15 pF	_	2.5	_	ns
Output Fall Time	t _f	C _L = 15 pF	_	2.5	_	ns
		V _I = VDDx or 0 V				
Common Mode Transient Immunity	СМТІ	V _{CM} = 1500 V (See Figure 4.4 Common- Mode Transient Immunity Test Circuit on page 24)	40	100	_	kV/µs
Startup Time ⁷	t _{SU}	_	_	55	_	μs
·						<u> </u>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
			4			

- 1. Over recommended operating conditions as noted in Table 4.1 Recommended Operating Conditions on page 16.
- 2. VOUT = VSNS x (1 + R1/R2) + R1 x I_{offset}
- 3. VDDP current needed for dc-dc circuits.
- 4. VDDA current needed for dc-dc circuits.
- 5. The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.




Figure 4.1. Propagation Delay Timing for Digital Channels




Figure 4.2. Measurement Circuit for Converter Efficiency and Regulation for Si882xx, Si883xx




Figure 4.3. Measurement Circuit for Converter Efficiency and Regulation for Si884xx, Si886xx




Figure 4.4. Common-Mode Transient Immunity Test Circuit

Table 4.3. Regulatory Information 1,2

CSA

The Si88xx is certified under CSA. For more details, see Master Contract Number 232873.

60950-1, 62368-1: Rated up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

VDE

The Si88xx is certified according to VDE 0884-10. For more details, see certificate 40018443.

VDE 0884-10: Up to 891 V_{peak} for basic insulation working voltage.

60950-1, 62368-1: Rated up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

UL

The Si88xx is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 5000 V_{RMS} isolation voltage for basic protection.

CQC

The Si88xx is certified under GB4943.1-2011.

Rated up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

- 1. Regulatory Certifications apply to 3.75 and 5.0 kVrms rated devices, which are production tested to 4.5 and 6.0 kVrms for 1 sec, respectively.
- 2. All certifications are pending.

Table 4.4. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value	Unit
			WB SOIC-20 WB SOIC-16	
Nominal External Air Gap (Clearance)	CLR		8.0 ¹	mm
Nominal External Tracking (Creepage)	CPG		8.0 ¹	mm
Minimum Internal Gap (Internal Clearance)	DTI		0.016	mm
Tracking Resistance	PTI or CTI	IEC60112	600	V
Erosion Depth	ED		0.019	mm
Resistance (Input-Output) ²	R _{IO}		10 ¹²	Ω
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	1.4	pF
Input Capacitance ³	C _I		4.0	pF

- 1. The values in this table correspond to the nominal creepage and clearance values. VDE certifies the clearance and creepage limits as 8.5 mm minimum for the WB SOIC-20 and WB SOIC-16 packages. UL does not impose a clearance and creepage minimum for component-level certifications. CSA certifies the clearance and creepage limits as 7.6 mm minimum for the WB SOIC-20 and WB SOIC-16 packages.
- 2. To determine resistance and capacitance, the Si88xx is converted into a 2-terminal device.
- 3. Measured from input to ground.

Table 4.5. IEC 60664-1 Ratings

Parameter	Test Condition	Specification
		WB SOIC-20 WB SOIC-16
Basic Isolation Group	Material Group	I
	Rate Mains Voltages <150 V _{RMS}	I–IV
Installation Classification	Rate Mains Voltages <300 V _{RMS}	I–IV
Installation Classification	Rate Mains Voltages <400 V _{RMS}	I–III
	Rate Mains Voltages <600 V _{RMS}	I–III

Table 4.6. VDE 0884-10 Insulation Characteristics¹

Parameter	Cumahad	Test Condition	Characteristic	Unit	
Parameter	Symbol	rest Condition	WB SOIC-20, WB SOIC-16		
Maximum Working Insulation Voltage	V_{IORM}		891	V peak	
(V _{IORM} × 1 Prod		Method b1 (V _{IORM} × 1.875 = V _{PR} , 100% Production Test, t _m = 1 sec, Partial Discharge < 5 pC)	1671	V peak	
Transient Overvoltage	V _{IOTM}	t = 60 sec	6000	V peak	
Surge Voltage	V_{IOSM}	Tested per IEC 60065 with surge voltage of 1.2 µs/50 µs Tested with 4000 V	3077	V peak	
Pollution Degree (DIN VDE 0110, Table 1)			2		
Insulation Resistance at T_S , V_{IO} = 500 V	R_S		>10 ⁹	Ω	

Table 4.7. IEC Safety Limiting Values¹

Parameter	Symbol	Test Condition	WB SOIC-20, WB SOIC-16	Unit
Safety Temperature	T _S		150	°C
Safety Input Current	I _S	$\theta_{JA} = 55 ^{\circ}\text{C/W}$	413	mA
Device Power Dissipation	P _S	(WB SOIC-20, WB SOIC-16), V _{DDA} = 5.5 V, T _J = 150 °C, T _A = 25 °C	2.27	W

^{1.} Maintenance of the safety data is ensured by protective circuits. The Si88xx provides a climate classification of 40/125/21.

^{1.} Maximum value allowed in the event of a failure. Refer to the thermal derating curve in Figure 4.5 WB SOIC-16/20 Thermal Derating Curve Dependence of Safety Limiting Values on page 27.

Table 4.8. Thermal Characteristics

Parameter	Symbol	WB SOIC-20, WB SOIC-16	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	55	°C/W




Figure 4.5. WB SOIC-16/20 Thermal Derating Curve Dependence of Safety Limiting Values

Table 4.9. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T _{STG}	-65	+150	°C
Junction Temperature	TJ	_	+150	°C
Input-side Supply Voltage	VDDA	-0.6	6.0	V
	VDDP			
Output supply	VDDB	-0.6	6.0	V
Voltage on any Pin with respect to Ground	VIN	-0.5	VDD + 0.5	V
Output Drive Current per Channel	I _O		10	mA
Input Current for VREGA, VREGB	I _{REG}	_	1	mA
Lead Solder Temperature (10 s)		_	260	°C
ESD per AEC-Q100	HBM	_	4	kV
	CDM	_	2	kV
Maximum Isolation (Input to Output) (1 sec) WB SOIC-20, WB SOIC-24		_	6500	V _{RMS}

4.1 Calculating Total Current Consumption

For calculating dynamic supply current, use the following guidelines:

The dynamic current is calculated as follows:

$$IDD(ac) = (C_L) \times (V) \times (\frac{D}{2}) \times 1E^{-3}$$

Where

IDD(ac) is the dynamic component of current, per output channel, in mA

D is the data-rate of that channel, in Mbps

CL is the load capacitance connected to the output, in pF

V is the VDD on the output side, in Volts

For example, for the Si88x21ED-IS, the total current can be calculated as follows:

The average DC IDDA/B is the average of the DC current values at input 0 and input 1, for VDDA and VDDB respectively, as stated in the table above for Si88x21ED.

CL, pF	VDD, V	Data-rate, MBps	IDD(ac), per output channel, mA	(ac), mA		Average DC IDDA, mA	Average DC IDDB, mA	Total IDDA, mA	Total IDDB, mA
20.00	5.00	10.00	0.50	0.50	0.50	8.25	6.95	8.75	7.45
20	3.3	100	3.30	3.30	3.30	8.25	6.95	11.55	10.25

^{1.} Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

5. Digital Isolator Device Operation

Table 5.1. Si88xx Logic Operation

VI Input	VDDI 1,2,3,4	VDDO 1,2,3,4	VO Output	Comments
Н	Р	Р	Н	Normal operation.
L	Р	Р	L	
×	UP	Р	L ⁴ H ⁴	Upon transition of VDDI from unpowered to powered, $V_{\rm O}$ returns to the same state as $V_{\rm I}$.
Х	Р	UP	Undetermined	Upon transition of VDDO from unpowered to powered, V_{O} returns to the same state as V_{I} .

Notes:

- 1. VDDI and VDDO are the input and output power supplies. VI and VO are the respective input and output terminals.
- 2. P = powered; UP = unpowered.
- 3. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current. This situation should be avoided. We recommend that I/O's not be driven high when primary side supply is turned off or when in dc-dc shutdown mode.
- 4. See Section 2. Ordering Guide for details. This is the selectable fail-safe operating mode (ordering option). When VDDB is powered via the primary side and the integrated dc-dc, the default outputs are undetermined as secondary side power is not available when primary side power shuts off.

5.1 Device Startup

Outputs are held low during power up until VDDx is above the UVLO threshold for time period t_{SU}. Following this, the outputs follow the states of inputs.

5.2 Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDDx is below its specified operating circuits range. Both Side A and Side B each have their own undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, Side A unconditionally enters UVLO when VDDA falls below VDDV- and exits UVLO when VDDA rises above VDDV+. Side B operates the same as Side A with respect to its VDD supply.

5.3 Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 V_{AC}) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with <30 V_{AC}) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 4.4 Insulation and Safety-Related Specifications on page 25 and Table 4.6 VDE 0884-10 Insulation Characteristics¹ on page 26 detail the working voltage and creepage/clearance capabilities of the Si88xx. These tables also detail the component standards (UL1577, VDE0884-10, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, 60601-1, etc.) requirements before starting any design that uses a digital isolator.

5.3.1 Supply Bypass

The Si88xx family requires a 0.1 μ F bypass capacitor between all VDDx and their associated GNDx. The capacitor should be placed as close as possible to the package. To enhance the robustness of a design, the user may also include resistors (50–300 Ω) in series with the inputs and outputs if the system is excessively noisy.

5.3.2 Output Pin Termination


The nominal output impedance of an isolator driver channel is approximately 50 Ω , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving high-impedance terminated PCB traces, output pins should be source-terminated to minimize reflections.

5.4 Fail-Safe Operating Mode

Si88xx devices feature a selectable (by ordering option) mode whereby the default output state (when the input supply is unpowered) can either be a logic high or logic low when the output supply is powered. See Table 5.1 Si88xx Logic Operation on page 29 and Table 2.1 Si88x2x Ordering Guide^{1,2,3,4,5,6,7} on page 5 for more information.

5.5 Typical Performance Characteristics

The typical performance characteristics are for information only. Refer to Table 4.2 Electrical Characteristics¹ on page 16 for specification limits. The data below is for all channels switching.







Figure 5.1. Si88620 Typical V_{DDA} Supply Current vs. Data Rate Using VREGA (4.3 V)

Figure 5.2. Si88620 Typical V_{DDB} Supply Current vs. Data Rate (5 and 3.3 V Operation)







Figure 5.3. Si88621 Typical V_{DDA} Supply Current vs. Data Rate Using VREGA (4.3 V)

Figure 5.4. Si88621 Typical V_{DDB} Supply Current vs. Data Rate (5 and 3.3 V Operation)







Figure 5.5. Si88622 Typical V_{DDA} Supply Current vs. Data Rate Using VREGA (4.3 V)


Figure 5.6. Si88622 Typical V_{DDB} Supply Current vs. Data Rate (5 and 3.3 V Operation)



80 70 60 50 Efficiency (%) 40 30 20 25 °C 125 °C 10 -40 °C 0 0 100 200 300 400 500 ILOAD (mA)

Figure 5.7. Propagation Delay vs. Temperature

Figure 5.8. Efficiency vs. Load Current over Temperature (3.3 to 3.3 V)







Figure 5.9. Efficiency vs. Load Current over Temperature (3.3 to 5.0 V)

Figure 5.10. Efficiency vs. Load Current over Temperature (5.0 to 3.3 V)







Figure 5.11. Efficiency vs. Load Current over Temperature (5.0 to 5.0 V)


Figure 5.12. Efficiency vs. Load Current over Temperature (24 V to 5 V)



90 80 70 60 50 Efficiency (%) 40 30 20 25 °C 125 °C 10 -40 °C 0 0 50 100 150 200 250 300 ILOAD (mA)

Figure 5.13. Efficiency vs. Load Current over Temperature (24 V to 3.3 V)

Figure 5.14. Efficiency vs. Load Current over Temperature (12 V to 5 V)







Figure 5.15. Efficiency vs. Load Current over Temperature (7 V to 24 V)

Figure 5.16. 24 V–5 V VOUT Startup vs.Time, No Load Current







Figure 5.17. 24 V-5 V VOUT Startup vs.Time, 50 mA Load Current

Figure 5.18. 24 V–5 V VOUT Startup vs.Time, 400 mA Load Current







Figure 5.19. 5 V-5 V VOUT Startup vs.Time (No Load)

Figure 5.20. 5 V–5 V VOUT Startup vs.Time (50 mA Load Current)







Figure 5.21. 5 V-5 V VOUT Startup vs.Time (400 mA Load Current)

Figure 5.22. 24 V-5 V VOUT Load Transient Response (10% to 90% Load)






Figure 5.23. 5 V–5 V VOUT Load Transient Response (10% to 90% Load)

Figure 5.24. Typical I-V Curve for VREGA/B

6. Pin Descriptions




Figure 6.1. Si8822x Pin Configurations





Figure 6.2. Si8832x Pinout Diagrams






Figure 6.3. Si8842x Pinout Diagrams




Figure 6.4. Si8862x Pinout Diagrams

Table 6.1. Si88x2x Pin Descriptions

Pin Name	Description
DC-DC Input Side	
VDDP	Power stage primary power supply.
VREGA	Voltage reference output for external voltage regulator pin.
GNDP	Power stage ground.
ESW	Power stage external switch driver output.
VSW	Power stage internal switch output.
SS	Soft startup control.
SH, SH_FC	Shutdown and Switch frequency control.
RSN	Power stage current sense input.
DC-DC Output Side	
VSNS	Power stage feedback input.
COMP	Power stage compensation.
DNC/VREGB	Voltage reference output for external voltage regulator pin. This pin has a Zener connected internally. Use this pin as reference only when output voltage from dc-dc is > 5.5 V. If output voltage is ≤ 5.5 V, this pin should be read as DNC or Do Not Connect.
NC	No connect; this pin is not connected to the silicon.
Digital Isolator VDDA Sig	de
VDDA	Primary side signal power supply.
A1–A2	I/O signal channel 1–4.
GNDA	Primary side signal ground.
Digital Isolator VDDB Sig	de
VDDB	Secondary side signal power supply.
B1-B2	I/O signal channel 1–4.
GNDB	Secondary side signal ground.

7. Package Outlines

7.1 Package Outline: 20-Pin Wide Body SOIC

The figure below illustrates the package details for the 20-pin wide-body SOIC package. The table below lists the values for the dimensions shown in the illustration.




Figure 7.1. 20-Pin Wide Body SOIC

Table 7.1. 20-Pin Wide Body SOIC Package Diagram Dimensions

Dimension	Min	Max			
А	_	2.65			
A1	0.10	0.30			
A2	2.05	_			
b	0.31	0.51			
С	0.20	0.33			
D	12.80	BSC			
E	10.30	BSC			
E1	7.50 BSC				
е	1.27	BSC			
L	0.40	1.27			
h	0.25	0.75			
θ	0°	8°			
aaa	_	0.10			
bbb	_	0.33			
ссс	— 0.10				
ddd	— 0.25				
eee	— 0.10				
fff	_	0.20			

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC Outline MS-013, Variation AC.
- 4. Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.

7.2 Package Outline: 16-Pin Wide Body SOIC

The figure below illustrates the package details for the Si864x Digital Isolator. The table below lists the values for the dimensions shown in the illustration.




Figure 7.2. 16-Pin Wide Body SOIC

Table 7.2. Package Diagram Dimensions

Dimension	Min	Max
А	_	2.65
A1	0.10	0.30
A2	2.05	_
b	0.31	0.51
С	0.20	0.33
D	10.30 BSC	
E	10.30 BSC	
E1	7.50 BSC	
е	1.27 BSC	
L	0.40	1.27
h	0.25	0.75
θ	0°	8°
aaa	_	0.10
bbb	_	0.33
ссс	_	0.10
ddd	_	0.25
eee	_	0.10
fff	_	0.20

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC Outline MS-013, Variation AA.
- 4. Recommended reflow profile per JEDEC J-STD-020 specification for small body, lead-free components.

8. Land Patterns

8.1 Land Pattern: 20-Pin SOIC

The figure below illustrates the PCB land pattern details for the 20-pin SOIC package. The table below lists the values for the dimensions shown in the illustration.




Figure 8.1. 20-Pin SOIC PCB Land Pattern

Table 8.1. 24-Pin SOIC PCB Land Pattern Dimensions

Dimension	mm
C1	9.40
E	1.27
X1	0.60
Y1	1.90

- 1. This Land Pattern Design is based on IPC-7351 design guidelines for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC), and a card fabrication tolerance of 0.05 mm is assumed.

8.2 Land Pattern: 16-Pin Wide-Body SOIC

The figure below illustrates the recommended land pattern details for the Si864x in a 16-pin wide-body SOIC. The table below lists the values for the dimensions shown in the illustration.




Figure 8.2. 16-Pin SOIC Land Pattern

Table 8.2. 16-Pin Wide Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	9.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.90

- 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protru-
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

9. Top Markings

9.1 Si88x2x Top Marking: 20-Pin Wide Body SOIC




Figure 9.1. 20-Pin Wide Body SOIC

Table 9.1. Top Marking Explanation (20-Pin Wide Body SOIC)

	T	
Line 1 Marking:	Base Part Number Ordering Options See 2. Ordering Guide for more information.	Si88x2 = 5 kV rated channel digital isolator with dc-dc converter
		X = 3, 6
		3 = Full-featured dc-dc with integrated FET 6 = full featured dc-dc with external FET
		Y = Number of reverse channels
		Z = E, B
		E = default high B = default low
		R = C, D
		C = 3.75 kVrms isolation rating D = 5 kVrms isolation rating
Line 2 Marking:	YY = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the year and workweek of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from Assembly Purchase Order form.
Line 3 Marking:	Circle = 1.5 mm Diameter (Center Justified)	"e4" Pb-Free Symbol
	Country of Origin ISO Code Abbreviation	TW = Taiwan

9.2 Si88x2x Top Marking: 16-Pin Wide Body SOIC




Figure 9.2. 16-Pin Wide Body SOIC

Table 9.2. Top Marking Explanation (16-Pin Wide Body SOIC)

Line 1 Marking: Ordering Op		Si88x2 = 5kV rated 2 channel digital isolator with dc-dc converter
	Base Part Number Ordering Options See 2. Ordering Guide for more information.	X = 2, 4
		2 = dc-dc shutdown 4 = external FET
		Y = Number of reverse channels
		Z = E, B
		E = default high B = default low
		R = C, D
		C = 3.75 kVrms isolation rating D = 5 kVrms isolation rating
Line 2 Marking:	YY = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the year and workweek of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from Assembly Purchase Order form.
Line 3 Marking:	Circle = 1.5 mm Diameter (Center Justified)	"e4" Pb-Free Symbol
	Country of Origin ISO Code Abbreviation	TW = Taiwan

10. Revision History

Rev. 1.04

October 2020

- · Corresponding -A OPNs are added for all existing -I OPNs to Chapter 2. Ordering Guide
- 62368 regulatory information added to Table 4.3 Regulatory Information^{1,2} on page 24
- · Provided additional layout guidelines
- · Minor edits and text corrections

Rev. 1.03

May 2020

· Added an Automotive Grade OPNs subsection to Chapter 2. Ordering Guide

Rev. 1.02

March 2019

· Corrected Transformer Specification table

Rev. 1.01

November 2018

· Updated Transformer Specification table

Rev. 1.0

February 2018

- · Updated Ordering Guide Table 2.1
- · Updated Transformer Table 3.1
- Updated Spec Table 4.2
- Added section 4.1 (Calculating total current)
- · Corrected pin-outs Fig 6.1, 6.3

Rev. 0.6

May 11, 2017

- · Updated format to current style guide.
- Added WB-SOIC-16 to Table 4.7 IEC Safety Limiting Values¹ on page 26.
- · Updated Table 3.1 Transformer Specifications on page 14.
- · Updated 5.5 Typical Performance Characteristics.
- · Updated pinouts and pin description table in Section 6. Pin Descriptions.

Rev. 0.5

July 22, 2015

· Initial release.