

## DATA SHEET

# SKY12242-492LF: 1.8 to 3.0 GHz, 100 W Compact High-Power SPDT Switch with Integrated Driver

## **Applications**

- TDD 2G/3G/4G LTE systems
- High-power switch for micro-cell and macro-cell base stations
- Active antenna array

## **Features**

- · Compact, integrated high-power switch with driver circuit
- Small PCB footprint with minimal external components
- Requires only a single +5 V DC supply, and a 0 to 3 V logic control
- Low TX/RX insertion loss: 0.3/0.7 dB @ 2.6 GHz
- High TX to RX isolation: 47.2 dB @ 2.6 GHz
- $\bullet$  Low DC power consumption: < 100 mA in TX mode or < 55 mA in RX mode
- Small QFN (20-pin,  $5 \times 5$  mm) Pb-free package (MSL3, 260 °C per JEDEC J-STD-020)



Skyworks Green<sup>™</sup> products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green<sup>™</sup>*, document number SQ04–0074.

#### Table 1. Pin-to-Pin Compatible High-Power SPDT Switches

Part Number	Power Handling	
SKY12241-492LF	50 W (CW)	
SKY12242-492LF	100 W (CW)	





Figure 1. SKY12242-492LF Block Diagram

# **Description**

The SKY12242-492LF is a compact, integrated high-power single-pole, double-throw (SPDT) switch with driver circuit for TD-LTE applications. The part operates with a single +5 V supply and switches with a single control voltage (0 to 3 V).

This device features low TX and RX insertion loss, high isolation with low DC power consumption and requires minimal external components, enabling a smaller PCB footrprint.

The device is provided in a  $5 \times 5$  mm, 20-pin Quad Flat No-Lead (QFN) package. A functional block diagram is shown in Figure 1. The pin configuration and package are shown in Figure 2. Table 1 list the part numbers of pin-compatible parts belonging to this family of high-power SPDT switches. Signal pin assignments and functional pin descriptions are provided in Table 2.



#### Table 2. SKY12242-492LF Signal Pin Descriptions

Pin	Name	Function	Description
1, 4, 5, 7, 11, 19	GND	Ground	Ground. Must be connected to ground using lowest possible impedance.
2, 3	ANT	I/O	Antenna RF port and DC bias input port. RF input line must be connected to both pins.
6	RX	0	Receive RF output port and DC bias input port.
8	RX_BIAS	I	DC bias input port.
9	RXD_BIAS	0	Driver output voltage for switch RX_BIAS connection.
10	RXD	0	Driver output voltage for switch RX port.
12	COMP	0	Compensation pin of the internal boost converter.
13	FB	0	Feedback pin of the internal boost converter.
14	VREC	I	Rectified output voltage node of the internal boost converter.
15	VUREC	0	Unrectified output voltage node of the internal boost converter.
16	VCC	I	Input voltage for driver Vcc.
17	VCTRL	I	Switch control (0/3 V) (0 V for Receive mode, 3 V for Transmit mode).
18	TXD	0	Driver output pin for TX port DC bias connection.
20	ТХ	I	Transmit RF input port and DC bias input port.
21	GND	Ground	Ground.

# **Electrical and Mechanical Specifications**

The absolute maximum ratings of the SKY12242-492LF are provided in Table 3. Recommended operating conditions are specified in Table 4, DC characteristics in Table 5, and electrical specifications in Table 6. The state of the SKY12242-492LF is determined by the logic provided in Table 7.

Typical performance characteristics of the SKY12242-492LF are illustrated in Figures 3 through 6.

Power derating data is plotted against temperature in Figures 7 and 8.

# Table 3. SKY12242-492LF Absolute Maximum Ratings<sup>1</sup> (Tc = 25 °C, Unless Otherwise Noted)

Parameter	Symbol	Minimum	Maximum	Units
RF CW input power, TX port, TX mode (Tc = $25 \degree$ C)	Pin		128	W
RF peak input power, TX port, TX mode (Tc = 25 °C, LTE-TDD, 69 W average power, 8 dB PAR)	Pin		437	w
RF CW input power, ANT port, RX mode (Tc = $25 \degree$ C)	Pin		5	W
RF peak input power, ANT port, RX mode (Tc = 25 °C, LTE-TDD, 2.7 W average power, 8 dB PAR)	Pin		17	w
Module supply voltage	Vcc		6	V
Logic control voltage	VCTL	-0.5	+5.5	V
Operating temperature range <sup>2</sup>	Тс	-40	+105	°C
Storage temperature range	Tstg	-55	+150	°C
Maximum junction temperature:	TJ			
Diodes Driver			+175 +150	°C °C
Thermal resistance (Tc = 85 °C)	өлс		10	°C/W
Electrostatic discharge:	ESD			
Charged Device Model (CDM), Class C3 Human Body Model (HBM), Class 1B			1000 500	V V

Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device.

 $^{2}~$  CW transmit power handling capability over temperature is shown in Figure 7 and Figure 8.

**ESD HANDLING**: Although this device is designed to be as robust as possible, electrostatic discharge (ESD) can damage this device. This device must be protected at all times from ESD when handling or transporting. Static charges may easily produce potentials of several kilovolts on the human body or equipment, which can discharge without detection. Industry-standard ESD handling precautions should be used at all times.

#### Table 4. SKY12242-492LF Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Мах	Units
Module supply voltage	Vcc	4.5	5	5.5	V
Logic control voltage (low)	Vctl_l	0	0	0.4	V
Logic control voltage (high)	Vctl_h	1.8	3	Vcc	V

Parameter	Symbol	Min	Тур	Мах	Units
Driver supply current TX Mode	Ісс_тх		96		mA
Driver supply current RX Mode	ICC_RX		53		mA

Table 5. SKY12242-492LF DC Electrical Characteristics

#### Table 6. SKY12242-492LF Electrical Specifications<sup>1</sup> (1 of 2)

(Tc = +25 °C, Characteristic Impedance [Zo] = 50  $\Omega$ , as Measured on the Evaluation Board Optimized for 2.6 GHz Operation, Unless Otherwise Noted. Unused Port Terminated to 50  $\Omega$ )

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Insertion loss, TX to ANT		$V_{CC} = 5 V$ , $V_{CTRL} = 3 V$ (Tx mode), TX port input power (pin 20) = 0 dBm, measured at TX port:				
ports	ILTX-ANT	1.8 GHz 2.6 GHz 3.0 GHz		0.2 0.3 0.3	0.5	dB dB dB
		$V_{CC} = 5 V$ , $V_{CTRL} = 0 V$ (Rx mode), ANT port input power (pin 2, 3) = 0 dBm, measured at RX port:				
Insertion loss, ANT to RX ports	ILANT-RX	1.8 GHz 2.6 GHz 3.0 GHz		0.6 0.7 0.8	0.9	dB dB dB
		$V_{CC} = 5 V$ , $V_{CTRL} = 3 V$ (Tx mode), TX port input power (pin 20) = 0 dBm, measured at RX port:				
Isolation, TX to RX ports	ISOTX-RX	1.8 GHz 2.6 GHz 3.0 GHz	43	42 45 39		dB dB dB
		$V_{CC} = 5 V$ , $V_{CTRL} = 0 V$ (Rx mode), ANT port input power (pin 3) = 0 dBm, measured at TX port:				
Isolation, ANT to TX ports	ISOANT-TX	1.8 GHz 2.6 GHz 3.0 GHz	12	15 13 12		dB dB dB
		$V_{CC} = 5 V$ , $V_{CTRL} = 3 V$ (Tx mode), ANT port input power (pin 2, 3) = 0 dBm, measured at RX port:				
Isolation, ANT to RX ports	ISOANT-RX	1.8 GHz 2.6 GHz 3.0 GHz	37	40 40 36		dB dB dB
		1.8 to 3.0 GHz:				
Input return loss	RL	TX insertion loss state, TX port (pin 20), Vcc = 5 V, Vctrl = 3 V		20		dB
		RX insertion loss state, ANT port (pin 2, 3), Vcc = 5 V, Vctrl = 0 V		22		dB
Transmit 2nd harmonic	2f0	TX insertion loss state, TX port (pin 20) input power = +30 dBm, Vcc = 5 V, VcrRL = 3 V		+68		dBc
Transmit 3rd harmonic	3f0	TX insertion loss state, TX port input power (pin 20) = +30 dBm, Vcc = 5 V, VcTRL = 3 V		+88		dBc
Transmit input third order intercept point	IIP3	TX port input power (pin 20) = 30 dBm/tone, tone spacing = 1 MHz, Vcc = 5 V, VcrRL = 3 V		+68		dBm
Transmit input power for 0.1 dB compression	PIN_TX_IP0.1dB	Vcc = 5 V, Vctrl = 3 V		+50		dBm
Receive input power for 1.0 dB compression	PIN_RX_IP1.0dB	Vcc = 5 V, Vctrl = 0 V		+38		dBm

Table 6. SKY12242-492LF Electrical Specifications<sup>1</sup> (2 of 2) (Tc = +25 °C, Characteristic Impedance [Zo] = 50  $\Omega$ , as Measured on the Evaluation Board Optimized for 2.6 GHz Operation, Unless Otherwise Noted. Unused Port Terminated to 50  $\Omega$ )

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Transmit RF rise time	tR_TX	TX mode; 10% RF power to 90% RF power at ANT output, Vcc $= 5$ V, VcrsL $= 0$ to 3 V		17		ns
Transmit RF fall time	tF_TX	TX mode; 90% RF power to 10% RF power at ANT output, Vcc $= 5$ V, VcrsL $= 3$ to 0 V		17		ns
Transmit RF switch on time	tON_TX	TX mode; 50% VCTRL signal to 90% RF power at ANT output port, Vcc $=$ 5 V, VcrRL $=$ 0 to 3 V		589		ns
Transmit RF switch off time	tOFF_TX	TX mode; 90% RF power to 50% VCTRL signal at ANT output port, VCc $= 5$ V, VCTRL $= 3$ to 0 V		1350		ns
Recieve RF rise time	tR_RX	RX mode; 10% RF power to 90% RF power at RX output, Vcc $= 5$ V, VcrRL $= 3$ to 0 V		17		ns
Recieve RF fall time	tF_RX	RX mode; 90% RF power to 10% RF power at RX output, Vcc = 5 V, VctRL = 0 to 3 V		17		ns
Recieve RF switch on time	tON_RX	RX mode; 50% VCTRL signal to 90% RF power at RX output port, Vcc $=$ 5 V, VctrL $=$ 3 to 0 V		1211		ns
Recieve RF switch off time	tOFF_RX	RX mode; 90% RF power to 50% VCTRL signal at RX output port, Vcc $= 5$ V, VCTRL $= 0$ to 3 V		290		ns

<sup>1</sup> Performance is guaranteed only under the conditions listed in this table.

#### Table 7. SKY12242-492LF Truth Table (Voltages and Currents are Controlled by Internal Driver Circuit. Vcc = 5 V)

	Path		Control Conditions				
Switch State	Antenna-to- Receiver Port (Pin 2/3 to Pin 6)	Transmitter-to- Antenna Port (Pin 20 to Pin 2/3)	Logic Control Vctrl (Pin 17)	Antenna Port Bias Input (Pins 2/3)	Transmitter Port Bias Input (Pin 20)	Receiver Port Bias Input (Pin 6)	RX_BIAS Bias Input (Pin 8)
Receive mode	Low insertion loss	High isolation	0 V	1 V	5 V (0 mA)	0 V (-50 mA)	0 V (0 mA)
Transmit mode	High isolation	Low insertion loss	3 V	1 V	0 V (-50 mA)	28 V (0 mA)	1 V (30 mA)






Figure 8. Transmit Power Derating, Maximum CW Incident Power vs Package Ground Temperature

vs EVB Temperature

# **Evaluation Board Description**

The SKY12242-492LF Evaluation Board is used to test the performance of the SKY12242-492LF high-power SPDT switch.

The SKY12242-492LF is designed to handle very large signals. Sufficient power may be dissipated by this switch to cause heating of the PIN diodes contained in the switch. It is very important to use a printed circuit board design that provides adequate grounding to facilitate thermal conduction allowing the PIN diodes to remain below their maximum rated junction temperature.

The transmit power derating curves referenced to the bottom of the QFN package are shown in Figure 7. A printed circuit board with a very low thermal resistance and external heat sink design must be used to achieve the results shown in this figure. The transmit power derating curve with the x-axis temperature referenced to the bottom of the printed circuit board is shown in Figure 8.

The evaluation circuit is designed to facilitate control of the SKY12242-492LF transmit/receive switch with a single TTL input. The state of the PIN diodes within the SKY12242-492LF with integrated driver is controlled with 5 V applied to Vcc pin and either 3 V or 0 V applied to the VCTRL pin.

The value of resistor R4 (82  $\Omega$ ) is selected to provide 50 mA of forward current through the "on" series diode with 5 V applied to the ANT port bias pin. The R5 resistance value of 120  $\Omega$  is selected to produce approximately 30 mA of forward bias current in the RX shunt diode with a source voltage of 28 V.

The internal driver with DC-to-DC boost converter manages the voltages applied to the TX and RX ports to determine whether the RX or TX series diodes are biased into forward conduction. For example, with 3 V applied to VCTRL, the driver places the SKY12242-492LF into the transmit state by directing 0 V to the TX port (which forward-biases the diode between pins 2, 3 and 20), 28 V is applied to the RX port (which reverse-biases the diode between pins 2, 3 and 6), and 0 V is applied to the RX\_BIAS port (which applies a forward-bias through R5 to the diode connected between pins 6 and 8).

The switch external components were selected to optimize performance in the 1.8 to 3.0 GHz band. An Evaluation Board schematic diagram is shown in Figure 9. The Evaluation Board Bill of Materials is shown in Table 8. An assembly drawing for the Evaluation Board is shown in Figure 10. The board layer details are shown in Figure 11. The layer detail physical characteristics are provided in Figure 12.

#### **Recommended Evaluation Board Test Procedure**

#### In Transmit Configuration: TX-ANT RF Path: (Transmit Mode)

- 1. With RF power OFF, connect the signal source to the TX port.
- 2. Connect a spectrum analyzer or power meter to the ANT port.
- 3. Terminate the RX-port with 50  $\Omega$ .
- 4. Apply +5 V to the VCC pin.
- 5. Set VCTRL to high.
- 6. Turn ON the RF power (TX port), and monitor the output signal at the ANT port.

#### For Shutdown:

- 1. Turn OFF the RF power.
- 2. Turn OFF the VCTRL.
- 3. Turn OFF the VCC.
- **Note:** Shutdown is not always necessary. The SKY12242-492LF can be hot-switched without consequence.

#### In Receive Configuration: ANT-RX RF Path: (Receive Mode)

- 1. With RF power OFF, connect the signal source to the ANT port.
- 2. Connect a spectrum analyzer or power meter to the RX port.
- 3. Terminate the TX-port with 50  $\Omega$ .
- 4. Apply +5 V to the VCC pin.
- 5. Set VCTRL to low.
- 6. Turn ON the RF power (ANT port), and monitor the output signal at the RX port.

#### For Shutdown:

- 1. Turn OFF the RF power.
- 2. Turn OFF the VCTRL.
- 3. Turn OFF the VCC.




Figure 9. SKY12242-492LF Evaluation Board Schematic

Component	Size	Manufacturer	Mfr Part Numer	Description
C1	0603	ТДК	C1608C0G1H102J080AA	Ceramic capacitor,1000 pF, ±5%, G0G, 50 V
C2	0402	Murata	GRM1555C1H5R6CZ01	Ceramic capacitor, 5.6 pF, ±5%, COG, 50 V
C3	0603	ТДК	C1608C0G2A100D080AA	Ceramic capacitor, 10 pF, ±5%, C0G, 50 V
C4	0402	Murata	GRM1555C1H102JA01	Ceramic capacitor, 1000 pF, $\pm$ 5%, C0G, 50 V
C6	0402	Murata	GRM1555C1H221JA01	Ceramic capacitor, 220 pF, ±5%, C0G, 50 V
C7, C8	0402	Murata	GRM1555C1H101JZ01	Ceramic capacitor, 100 pF, ±5%, C0G, 50 V
C5	0402	Murata	GRM155R61C105KA12	Ceramic capacitor, 1 $\mu\text{F},$ ±10%, X5R, 16 V
L1, L2	0603	Murata	LQG18HN15NJ00D	Inductor, 15 nH, 350 mA, ±5%
L3, L4	0603	Murata	LQG18HN10NJ00D	Inductor, 10 nH, 400 mA, ±5%
R4	0805	ROhm	ESR10EZPJ820	Resistor, 82 $\Omega,0.4$ W, ±5%
R5	0805	R0hm	ESR10EZPJ121	Resistor, 120 $\Omega$ , 0.4 W, ±5%
C10	0402	Murata	GRM155R61C225KE11	Ceramic capacitor, 2.2 $\mu F,$ ±10%, X5R,16 V
C11	0603	Murata	GRM188R61H225KE11	Ceramic capacitor, 2.2 $\mu F,$ ±10%, X5R, 50 V
C12	0402	Murata	GRM155B31H103KA88	Ceramic capacitor, 10 nF, $\pm$ 10%, B, 50 V
R3	0402	Panasonic	ERJ2GEJ104	Resistor, 100 k $\Omega,$ 25 V, 0.063 W, $\pm 5\%$
R2	0402	Panasonic	ERJ2GEJ275X	Resistor, 2.7 M $\Omega$ , 50 V, 0.10 W, ±5%
R1	0402	Panasonic	ERA2AEB6042X	Resistor, 60 k\Omega, fixed, 0.063 W, $\pm 5\%$
C9	0402	Murata	GRM155R71H471KA01	Ceramic capacitor, 470 pF, ±10%, X7R, 50 V
D1	1.6 x 0.8 x 0.6 mm	Diodes, Inc.	SDM20U40	0.25 A low VF Schottky Diode S0D523
L5	$2.5\times2.0\times1.2~\text{mm}$	Murata	DFE252012P-4R7M	Power inductor, 4.7 µH, 1.4 A, SMD

Table 8. SKY12242-492LF Evaluation Board Bill of Materials (BOM)




Figure 10. SKY12242-492LF Evaluation Board Assembly Diagram





Figure 11. SKY12242-492LF Board Layer Detail



Note: Adjust this thickness to meet total thickness goal of 0.062  $\pm$  0.005 inch.

203423C-012

Figure 12. SKY12242-492LF Layer Detail Physical Characteristics

## **Package Dimensions**

The PCB layout footprint for the SKY12242-492LF is shown in Figure 13. Typical part markings are noted in Figure 14. Package dimensions are shown in Figure 15, and tape and reel dimensions are provided in Figure 16.

## **Package and Handling Information**

Since the device package is sensitive to moisture absorption, it is baked and vacuum packed before shipping. Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

The SKY12242-492LF is rated to Moisture Sensitivity Level 3 (MSL3) at 260 °C. It can be used for lead or lead-free soldering. For additional information, refer to the Skyworks Application Note, *Solder Reflow Information*, document number 200164.

Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Production quantities of this product are shipped in a standard tape and reel format.






Figure 13. PCB Layout Footprint



(Top View)



Notes:

- 1. Dimensions and tolerances according to ASME Y14.5M-1994.
- 2.
- All measurements are in millimeters. Coplanarity applies to the metallized terminals and all other 3. bottom surface metallization.
- 4. Width of terminals should not be measured in the radius area.
- 5. Plating requirement per source control drawing (SCD) 2504.





Figure 15. SKY12242-492LF Package Dimensions



Notes:

1. Carrier tapes must meet all requirements of Skyworks GP01-D233 procurement spec for tape and reel shipping.

2 Carrier tape shall be black conductive polystyrene.

3. Cover tape shall be transparent conductive material.

4. ESD-surface resistivity shall be  $\leq 1 \times 10^{10}$  Ohms/square per EIA, JEDEC TNR specification.

5. PO/P1 10 pitches cumulative tolerance on tape: ±0.20 mm.

6. Ao & Bo measurement point to be 0.30 mm from bottom pocket.

7. All dimensions are in millimeters.

#### Figure 16. SKY12242-492LF Tape and Reel Dimensions

203423C-016