

DATA SHEET

SKY13498-21: 0.7 to 2.7 GHz SP10T MIPI[®] Antenna Switch Module


Applications


- 2G/3G/4G multimode cellular handsets (LTE, UMTS, CDMA2000, EDGE, GSM, TDD-LTE, TD-SCDMA)
- · Embedded data cards

Features

- Dedicated Band 7 TRX ports: 0.8 dB insertion loss @ 2.7 GHz
- High isolation and linearity
- Broadband frequency range: 0.7 to 2.7 GHz
- Ten linear TRX ports
- Integrated low and high band GSM harmonic filters
- Integrated MIPI interface
- Small MCM (20-pin, 2.5 x 2.5 x 0.8 mm) package (MSL3, 260 °C per JEDEC J-STD-020)

Skyworks Green[™] products are compliant with all applicable legislation and are halogen-free.
For additional information, refer to *Skyworks Definition of Green[™]*, document number SQ04–0074.








Figure 1. SKY13498-21 Block Diagram

Description

The SKY13498-21 is a single-pole, ten-throw (SP10T) antenna switch with an integrated Mobile Industry Processor Interface (MIPI) controller. Using an advanced switching technology, the SKY13498-21 maintains low insertion and high isolation, which makes it an ideal choice for UMTS, CDMA2000, EDGE, GSM, and LTE applications.

The design features two dedicated GSM transmit ports and three dedicated ultra low-loss TRX ports. The switch also has an excellent triple beat ratio and Second/Third Order Intermodulation Distortion (IMD2/IMD3) performance.

Switching is controlled by the MIPI decoder. There is an external MIPI select pin that enables how the switch responds to power mode triggers. When this pin is grounded, the switch responds to any of the power mode triggers. When this pin is left open, the switch responds to individual power mode triggers. No external DC blocking capacitors are required on the RF paths as long as no DC voltage is applied.

The SKY13498-21 is manufactured in a compact,

2.5 x 2.5 x 0.8 mm, 20-pin surface mount Multi-Chip Module (MCM) package. A functional block diagram is shown in Figure 1. The pin configuration and package are shown in Figure 2. Signal pin assignments and functional pin descriptions are provided in Table 1.

Pin	Name	Description	Pin	Name	Description
1	ANT	Antenna port	11	TRX2	Ultra-low-loss 3G WCDMA transmit/receive port 2. This pin is either connected directly to or disconnected from pin 1, depending on the applied control data.
2	TRX6	3G WCDMA transmit/receive port 6. This pin is either connected directly to or disconnected from pin 1, depending on the applied control data.	12	TRX1	Ultra-low-loss 3G WCDMA transmit/receive port 1. This pin is either connected directly to or disconnected from pin 1, depending on the applied control data.
3	TRX5	3G WCDMA transmit/receive port 5. This pin is either connected directly to or disconnected from pin 1, depending on the applied control data.	13	N/C	No connection. Pin may be grounded.
4	TRX4	Ultra low-loss 3G WCDMA transmit/receive port 4. This pin is either connected directly to or disconnected from pin 1, depending on the applied control data.	14	N/C	No connection. Pin may be grounded.
5	TRX3	Ultra low-loss 3G WCDMA transmit/receive port 3. This pin is either connected directly to or disconnected from pin 1, depending on the applied control data.	15	TRX8	3G WCDMA transmit/receive port 8. This pin is either connected directly to or disconnected from pin 1, depending on the applied control data.
6	MIPI_SELECT	MIPI interface select. When this pin is grounded, the switch responds to any of the power mode triggers. When this pin is left open, the switch is RFFE MIPI compliant and responds to individual power mode triggers.	16	TRX7	3G WCDMA transmit/receive port 7. This pin is either connected directly to or disconnected from pin 1, depending on the applied control data.
7	VDD	DC power supply	17	GND	Ground
8	VIO	VIO MIPI decoder enable/reference voltage		ТХНВ	GSM transmit high band. This pin is either connected directly to or disconnected from pin 1, depending on the applied control data.
9	SDATA	Data input/output	19	TXLB	GSM transmit low band. This pin is either connected directly to or disconnected from pin 1, depending on the applied control data.
10	SCLK	Clock signal	20	GND	Ground

Note: Bottom ground paddles must be connected to ground.

Parameter	Symbol	Minimum	Maximum	Units
Supply voltage	Vdd	2.5	6.0	V
MIPI decoder enable/reference voltage	VIO		2	V
Clock signal voltage	SCLK		VIO	V
Data signal voltage	SDATA		VIO	V
RF input power:	Pin			
LTX pin HTX pin All TRXx pins			+36 +34 +31	dBm dBm dBm
Storage temperature	Тята	-55	+150	°C
Operating temperature	Тор	-30	+90	°C

Table 2. SKY13498-21 Absolute Maximum Ratings (Note 1)

Note 1: Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device.

CAUTION: Although this device is designed to be as robust as possible, electrostatic discharge (ESD) can damage this device. This device must be protected at all times from ESD. Static charges may easily produce potentials of several kilovolts on the human body or equipment, which can discharge without detection. Industry–standard ESD precautions should be used at all times.

Electrical and Mechanical Specifications

The absolute maximum ratings of the SKY13498-21 are provided in Table 2. Electrical specifications are provided in Tables 3 and 4.

IMD2 and IMD3 test conditions for various frequencies are listed in Tables 5 and 6, respectively.

Triple Beat Ratio (TBR) test conditions for bands 2 and 5 are listed in Table 7.

Figure 3 shows a timing diagram. Figure 4 illustrates the test setup used to measure intermodulation products. This industry standardized test is used to simulate the WCDMA Band 1 linearity of the antenna switch. A +20 dBm Continuous Wave (CW) signal, f_{FUND}, is sequentially applied to the TRX1 through TRX8 ports, while a -15 dBm CW blocker signal, f_{BLK}, is applied to the ANT port.

The resulting Third Order Intermodulation Distortion (IMD3), f_{RX}, is measured over all phases of f_{FUND}. The SKY13498-21 exhibits exceptional performance for all TRXx ports.

Table 8 shows the isolation matrix for "On" arms to "Off" arms. Table 9 shows the isolation matrix for "Ant" to "Off" arms. Table 10 provides the matrix of insertion loss and return loss information. Table 11 describes the register content and programming read/write sequences. Refer to the *MIPI Alliance Specification for RF Front–End Control Interface (RFFE)*, v1.10 (26 July 2011) for additional information on MIPI programming sequences and MIPI bus specifications.

Figures 5 and 6 provide the timing diagrams for register write commands and read commands, respectively.

Table 12 provides the Register_0 logic. Table 13 describes the register parameters and bit values.

Table 3. SKY13498-21 DC Electrical Specifications (Note 1) ($V_{DD} = 2.85 \text{ V}$. Top = +25 °C, Characteristic Impedance [Z₀] = 50 Ω . Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typical	Max	Units
Supply voltage	Vdd		2.50	2.85	6.00	٧
Supply current, active mode	Idd			50	100	μA
Supply current, low power mode	IDD_L			10		μA
Interface supply voltage	VIO		1.65	1.80	1.95	٧
Interface signal:	SDATA					
High Low			0.8 imes VIO		0.2 imes VIO	V V
Control current:						
High Low				1 1	5 5	μΑ μΑ

Note 1: Performance is guaranteed only under the conditions listed in this table.

Parameter	Symbol	Test Condition	Min	Typical	Мах	Units
Operating frequency	f		0.7		2.7	GHz
Insertion loss	IL.	TXLB, 824 to 915 MHz		1.25	1.45	dB
		TXHB,1710 to 1910 MHz		1.25	1.4	dB
		TRX1 to TRX8 ports: 700 to 824 MHz 824 to 960 MHz 1710 to 1990 MHz		0.6 0.6 0.75	0.8 0.85 0.95	dB dB dB
		TRX4 to TRX8 ports: 2110 to 2170 MHz		0.8	1.0	dB
		TRX4 to TRX8 ports (except TRX6): 2300 to 2690 MHz		0.95	1.25	dB
		TRX6 port: 2300 to 2690 MHz		1.05	1.35	dB
		TRX1 to TRX3 ports: 2110 to 2170 MHz 2300 to 2690 MHz		0.75 0.9	0.9 1.05	dB dB
GSM LB TX: 2f0 attenuation 3f0 attenuation 4f0 attenuation	H2LB H3LB H4LB	2f0 attenuation 1830 MHz 3f0 attenuation 2745 MHz 4f0 attenuation 3660 MHz	20 20	23 29 25		dB dB dB
GSM HB TX: 2f0 attenuation 3f0 attenuation	Н2НВ Н3НВ	2f0 attenuation 3820 MHz 3f0 attenuation 5730 MHz	20 15	23 17.5		dB dB
Return loss	IS11I	0.7 to 2.7 GHz	14	18		dB

Table 4. SKY13498-21 RF Electrical Specifications (Note 1) (1 of 2) (Vod = 2.85 V, Top = +25 °C, Characteristic Impedance [Zo] = 50 Ω , Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typical	Max	Units
Isolation	ISO	TRx 1, 2, 7, 8 ports to TRx 3, 4, 5, 6 ports: 824 to 1910 MHz 1910 to 2690 MHz	32 25	35 30		dB dB
		Tx LB to any TRx/Rx ports: 824 to 915 MHz	35	36		dB
		Tx HB to any TRx/Rx ports: 1710 to 1910 MHz	31	32		dB
		Any adjacent ports: 824 to1910 MHz 1910 to 2690 MHz	20 17	23 19		dB dB
		Any non-adjacent ports: 824 to 1910 MHz 1910 to 2690MHz	25 20	28 23		dB dB
		Antenna to any TRx ports: 824 to 1910 MHz 1910 to 2690 MHz	30 23	32 26.5		dB dB
		Tx LB to Tx HB when TX HB is on: 1648 to 1830 MHz	27	33		dB
GSM harmonics: High band	2fo, 3fo	$\label{eq:PIN} \begin{array}{l} PIN=+33 \text{ dBm}, 50 \ \Omega \\ PIN=+33 \text{ dBm}, 3:1 \text{ VSWR} \end{array}$		53 41	-44	dBm dBm
Low band		$\label{eq:PIN} \begin{array}{l} PIN = +35 \text{ dBm}, 50 \; \Omega \\ PIN = +35 \text{ dBm}, 3:1 \text{ VSWR} \end{array}$		50 36	-45	dBm dBm
TRXx harmonics	2fo, 3fo	PIN = +27 dBm, 50 Ω, f = 704 to 2700 MHz		-68	-62	dBm
		PIN = +27 dBm, 5:1 VSWR, f = 704 to 2700 MHz		-47	-45	dBm
TRX1 through TRX8, band 13 2 nd harmonics	2fo	$P_{IN} = +25 \text{ dBm},$ f = 787 MHz		-84		dBm
Second Order Intermodulation Distortion	IMD2	See test conditions in Table 5		-110	-105	dBm
Third Order Intermodulation Distortion	IMD3	See test conditions in Table 6		-110	-105	dBm
Triple Beat Ratio: 650 to 900 MHz 1710 to 2155 MHz	TBR	See test conditions in Table 7	+81 +81			dBc dBc
Turn–on time	ton	From application of VDD and VIO			20	μs
Switching speed	ts	Port to port		2	5	μs

Table 4. SKY13498-21 RF Electrical Specifications (Note 1) (2 of 2) (V_{DD} = 2.85 V, T_{OP} = +25 °C, Characteristic Impedance [Z_0] = 50 Ω , Unless Otherwise Noted)

Note 1: Performance is guaranteed only under the conditions listed in this table.

Table 5. IMD2 Test Conditions

Band	Transmit Frequency (MHz)	Transmit Power (dBm)	Frequency Blocker, Low (MHz)	Frequency Blocker, High (MHz)	Power Blocker (dBm)	Receive Frequency (MHz)
1	1950.0	-	190	4090		2140.0
2	1880.0		80	3840]	1960.0
4	1732.0	. 20	400	3864	15	2132.0
5	836.5	+20	45	1718	–15	881.5
7	2535.0		120	5187		2655.0
8	897.0		45	1839		942.0

Table 6. IMD3 Test Conditions

Band	Transmit Frequency (MHz)	Transmit Power (dBm)	Frequency Blocker (MHz)	Power Blocker (dBm)	Receive Frequency (MHz)
1	1950.0		1760.0		2140.0
2	1880.0		1800.0		1960.0
4	1732.0	+20	1332.0	-15	2132.0
5	836.5	+20	791.5	-15	881.5
7	2535.0		2415.0		2655.0
8	897.0		852.0		942.0

Table 7. Triple Beat Ratio Test Conditions

Band	Transmit Frequency 1 (MHz)	Transmit Power 1 (dBm)	Transmit Frequency 2 (MHz)	Transmit Power 2 (dBm)	Frequency Blocker @ ANT (MHz)	Power Blocker (dBm)	TBR Product Frequency (MHz)
2	1880.0	+21.5	1881.0	+21.5	1960.0	-30	1960.0 ± 1
5	835.5	+21.3	836.5	+21.5	881.5	-30	881.5 ± 1




Figure 3. SKY13498-21 Timing Diagram

						Isolati	on (dB)				
ON_Throw	freq (GHz)	TXLB	ТХНВ	TRX1	TRX2	TRX3	TRX4	TRX5	TRX6	TRX7	TRX8
TXLB	0.915		-32	-47	-52	-52	-47	-44	-45	-47	-48
TXLB	1.91		-28	-47	-49	-45	-46	-43	-46	-40	-40
TXLB	2.69		-19	-45	-47	-44	-44	-41	-46	-38	-39
ТХНВ	0.915	-35		-44	-50	-56	-55	-50	-49	-38	-41
ТХНВ	1.91	-24		-36	-42	-43	-43	-40	-39	-33	-35
ТХНВ	2.69	-20		-49	-42	-49	-50	-47	-43	-43	-41
TRX1	0.915	-36	-44		-36	-52	-56	-52	-49	-48	-44
TRX1	1.91	-35	-32		-28	-42	-43	-42	-39	-39	-37
TRX1	2.69	-32	-28		-24	-37	-38	-38	-33	-34	-33
TRX2	0.915	-37	-50	-35		-49	-55	-53	-49	-48	-46
TRX2	1.91	-35	-34	-27		-41	-42	-42	-39	-40	-39
TRX2	2.69	-32	-30	-23		-36	-37	-37	-33	-34	-34
TRX3	0.915	-32	-47	-47	-45		-29	-36	-38	-52	-52
TRX3	1.91	-32	-35	-38	-37		-23	-30	-30	-41	-43
TRX3	2.69	-30	-32	-34	-32		-20	-26	-26	-36	-38
TRX4	0.915	-33	-45	-47	-46	-35		-30	-35	-51	-52
TRX4	1.91	-32	-35	-38	-38	-28		-24	-28	-41	-43
TRX4	2.69	-31	-32	-34	-33	-24		-20	-24	-36	-38
TRX5	0.915	-34	-44	-47	-47	-39	-35		-30	-51	-51
TRX5	1.91	-34	-35	-38	-38	-32	-28		-23	-41	-42
TRX5	2.69	-33	-33	-33	-33	-28	-24		-19	-35	-38
TRX6	0.915	-35	-42	-47	-48	-41	-40	-36		-50	-50
TRX6	1.91	-39	-35	-37	-38	-33	-32	-28		-40	-41
TRX6	2.69	-35	-35	-32	-32	-28	-28	-24		-34	-36
TRX7	0.915	-35	-43	-42	-46	-56	-57	-51	-50		-29
TRX7	1.91	-48	-33	-34	-38	-43	-44	-42	-39		-24
TRX7	2.69	-38	-39	-30	-32	-38	-39	-38	-33		-20
TRX8	0.915	-35	-44	-40	-45	-56	-57	-51	-50	-37	
TRX8	1.91	-41	-34	-33	-37	-43	-44	-42	-39	-29	
TRX8	2.69	-36	-35	-28	-32	-38	-39	-38	-33	-25	

Table 8. SKY13498-21: Isolation Matrix: Isolation "On" Arms to "Off" Arms

						Isolati	on (dB)				
ON_Throw	freq (GHz)	TXLB	ТХНВ	TRX1	TRX2	TRX3	TRX4	TRX5	TRX6	TRX7	TRX8
ANT	0.915		-34	-44	-45	-42	-41	-39	-36	-43	-44
ANT	1.91		-47	-48	-47	-38	-34	-31	-32	-44	-45
ANT	2.69		-37	-42	-43	-39	-34	-32	-34	-44	-45
ANT	0.915	-45		-45	-43	-45	-43	-41	-39	-46	-48
ANT	1.91	-25		-35	-35	-38	-37	-34	-32	-33	-35
ANT	2.69	-25		-34	-36	-36	-34	-31	-32	-32	-33
ANT	0.915	-39	-35		-43	-48	-45	-42	-40	-47	-51
ANT	1.91	-35	-31		-32	-41	-39	-36	-33	-39	-41
ANT	2.69	-34	-33		-27	-37	-36	-33	-29	-34	-36
ANT	0.915	-38	-34	-42		-50	-46	-42	-40	-46	-49
ANT	1.91	-35	-30	-32		-41	-40	-37	-32	-39	-40
ANT	2.69	-33	-33	-26		-37	-36	-33	-28	-33	-36
ANT	0.915	-38	-37	-45	-49		-36	-46	-39	-45	-45
ANT	1.91	-32	-32	-35	-37		-28	-33	-30	-38	-38
ANT	2.69	-31	-36	-31	-33		-25	-28	-26	-34	-35
ANT	0.915	-39	-37	-45	-48	-45		-38	-41	-45	-45
ANT	1.91	-32	-32	-36	-38	-32		-28	-30	-38	-39
ANT	2.69	-31	-38	-32	-33	-27		-25	-25	-34	-35
ANT	0.915	-41	-38	-45	-48	-45	-45		-38	-46	-46
ANT	1.91	-34	-33	-37	-38	-35	-33		-27	-38	-39
ANT	2.69	-32	-40	-32	-33	-30	-28		-23	-34	-35
ANT	0.915	-42	-38	-46	-47	-43	-44	-42		-46	-46
ANT	1.91	-39	-33	-37	-38	-34	-35	-32		-38	-39
ANT	2.69	-33	-41	-32	-32	-29	-30	-26		-33	-35
ANT	0.915	-42	-33	-49	-47	-46	-44	-41	-39		-38
ANT	1.91	-44	-29	-38	-37	-40	-38	-36	-32		-29
ANT	2.69	-34	-30	-32	-32	-36	-35	-33	-29		-26
ANT	0.915	-41	-35	-50	-48	-46	-44	-41	-39	-41	
ANT	1.91	-41	-31	-39	-37	-40	-38	-36	-32	-32	
ANT	2.69	-35	-37	-33	-32	-36	-35	-33	-29	-26	

Table 9. SKY13498-21: Isolation Matrix "ANT" to "Off" Arms

ON_Throw	freq (GHz)	IL (dB)	RL_pole (dB)	RL_throw (dB)
LB	0.915	-1.1	-20.9	-21.9
HB	1.91	-1.1	-31.8	-22.7
TRX1	0.915	-0.5	-30.3	-26.5
TRX1	1.91	-0.8	-14.6	-13.4
TRX1	2.69	-0.8	-20.3	-18.1
TRX2	0.915	-0.5	-29.8	-26.3
TRX2	1.91	-0.9	-14.2	-13.0
TRX2	2.69	-0.8	-21.2	-18.5
TRX3	0.915	-0.5	-25.7	-25.0
TRX3	1.91	-0.8	-20.1	-17.3
TRX3	2.69	-0.8	-22.0	-31.0
TRX4	0.915	-0.6	-23.6	-23.7
TRX4	1.91	-0.7	-23.5	-19.7
TRX4	2.69	-0.8	-18.8	-23.5
TRX5	0.915	-0.6	-21.4	-21.5
TRX5	1.91	-0.7	-30.6	-21.5
TRX5	2.69	-0.9	-16.4	-19.5
TRX6	0.915	-0.6	-19.6	-20.2
TRX6	1.91	-0.7	-33.9	-24.5
TRX6	2.69	-1.0	-13.6	-15.3
TRX7	0.915	-0.5	-27.4	-26.1
TRX7	1.91	-0.8	-17.1	-15.5
TRX7	2.69	-0.8	-27.9	-23.1
TRX8	0.915	-0.5	-26.9	-26.4
TRX8	1.91	-0.7	-17.6	-15.8
TRX8	2.69	-0.7	-24.1	-22.2

Table 10. SKY13498-21: Insertion Loss and Return Loss Matrix





Figure 3. Third Order Intermodulation Test Setup

Table 11. Command Sequence Bit Definitions

									Extended Operation					
Туре	SSC	C11 – C8	C7	C6 – C5	C4	C3–C0	Parity Bits	BPC	DA7(1) – DA0(1)	Parity Bits	BPC	DA7(n) — DA0(n)	Parity Bits	BPC
Reg0 Write	Y	SA[3:0]	1	Data[6:5]	Data[4]	Data{3:0]	Y	Y	-	-	-	-	-	-
Reg Write	Y	SA[3:0]	0	10	Addr[4]	Addr[3:0]	Y	-	Data[7:0]	-	-	-	Y	Y
Reg Read	Y	SA[3:0]	0	11	Addr[4]	Addr[3:0]	Y	Y	Data[7:0]	-	-	-	Y	Y

Legend:

SSC = Sequence start commandC = Command frame bits DA = Data/address frame bits BPC = Bus park cycle BC = Byte count (# of consecutive addresses)



S3101






Figure 6. Register Read Command Timing Diagram

Table 12. Register_0 Truth Table

		Register_0 Bits							
Antenna Path	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]	
Sleep mode (standby)	Х	0	0	0	0	0	0	0	
2G transmit low band	Х	0	0	0	1	0	1	0	
2G transmit high band	Х	0	0	0	1	0	0	0	
TRX1	Х	0	0	0	0	1	0	0	
TRX2	Х	0	0	0	0	1	0	1	
TRX3	Х	0	0	0	0	1	1	0	
TRX4	Х	0	0	0	0	1	1	1	
TRX5	Х	0	0	0	1	0	0	1	
TRX6	Х	0	0	0	1	0	1	1	
TRX7	Х	0	0	0	1	1	0	0	
TRX8	Х	0	0	0	0	0	0	1	
Isolation mode (warm-up)	Х	1	1	1	1	1	1	1	

Table 13. Register Description and Programming (1 of 3)

Register					
Name	Address (Hex)	Parameter	Description	Default (Binary)	
Register_0	0000	MODE_CTRL	Bits[7:0]:	-	
			Switch control. See Table 8 for logic		
		SOFTWARE RESET	Bit[7]:	0	
			Resets all data to default values except for USID, GSID, or the contents of the PM_TRIG Register.		
	001A		0 = Normal operation 1 = Software reset		
		COMMAND_FRAME_PARITY_ERR	Bit[6]:	0	
			Command sequence received with parity error – discard command.		
		COMMAND_LENGTH_ERR	Bit[5]:	0	
			Command length error.		
		ADDRESS_FRAME_PARITY_ERR	Bit[4]:	0	
RFFE_STATUS			Address frame parity error =1.		
		DATA_FRAME_PARITY_ERR	Bit[3]:	0	
			Data frame with parity error.		
		READ_UNUSED_REG	Bit[2]:	0	
			Read command to an invalid address.		
		WRITE_UNUSED_REG	Bit[1]:	0	
			Write command to an invalid address.		
		BID_GID_ERR	Bit[0]:	0	
			Read command with a BROADCAST_ID (refer to the <i>MIPI Alliance Specification</i>) or GSID.		

Register					
Name	Address (Hex)	Parameter	Description	Default (Binary)	
		Reserved	Bits[7:4]: Reserved	0000	
GROUP_SID	001B	GSID	Bits[3:0]:	0000	
			Group slave ID		
		PWR_MODE	Bits[7:6]:	00	
			00 = Normal operation (active) 01 = Default settings (startup) 10 = Low power (low power) 11 = Reserved		
		Trigger_Mask_2	Bit[5]:	0	
			If this bit is set, trigger 2 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 2, the data goes directly to the destination register.		
		Trigger_Mask_1	Bit[4]:	0	
PM_TRIG	001C		If this bit is set, trigger 1 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 1, the data goes directly to the destination register.		
(Note 1)	0010	Trigger_Mask_0	Bit[3]:	0	
			If this bit is set, trigger 0 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 0, the data goes directly to the destination register.		
		Trigger_2	Bit[2]:	0	
			If this bit is set, data is loaded into the trigger 2 registers.		
		Trigger_1	Bit[1]:	0	
			If this bit is set, data is loaded into the trigger 1 registers (unsupported).		
		Trigger_0	Bit[0]:	0	
			If this bit is set, data is loaded into the trigger 0 registers (unsupported).		
PRODUCT_ID	001D	PRODUCT_ID	Bits[7:0]:	01011111	
			This is a read–only register. However, during the programming of the Unique Slave Identifier (USID), a write command sequence is performed on this register but the value is not changed.		

Table 13. Register Description and Programming (2 of 3)

Register				
Name	Address (Hex)	Parameter	Description	Default (Binary)
MANUFACTURER_ID	001E	MANUFACTURER_ID	Bits[7:0]:	10100101
			Read-only register	
		Reserved	Bits[7:6]:	00
	001F		Reserved	
MAN_USID		MANUFACTURER_ID	Bits[5:4]:	01
WAN_03D	UUTF		Read-only register	
		USID	Bits[3:0]:	1011
			Programmable USID. A write to these bits programs the USID.	

Note 1: Unlike the complete independence between triggers 0, 1, and 2, and also between the associated trigger masks 0, 1, and 2, respectively, as described in the MIPI RFFE Specification, this device uses additional interactions between the provided trigger functions.

The delayed application of updated data to all triggerable registers in this device may be accomplished using any of the three triggers (0, 1, or 2), provided that the particular trigger used is not currently masked off. If multiple triggers are enabled, any or all of those are sufficient to cause the data to be transferred from shadow registers to destination registers for all triggerable registers in the device.

It is also necessary to disable all three triggers (i.e., set all three trigger masks) to ensure that data written to any triggerable register will immediately be written to the destination register at the conclusion of the RFFE command sequence where the data is written.

Evaluation Board Description

The SKY13498-21 Evaluation Board is used to test the performance of the SKY13498-21 SP10T Switch. An Evaluation Board schematic diagram is provided in Figure 7. A recommended ESD protection circuit diagram is provided in Figure 8. An assembly drawing for the Evaluation Board is shown in Figure 9.

Package Dimensions

The PCB layout footprint for the SKY13498-21 is provided in Figure 10. Typical case markings are shown in Figure 11. Package dimensions for the 20-pin MCM are shown in Figure 12, and tape and reel dimensions are provided in Figure 13.

Package and Handling Information

Since the device package is sensitive to moisture absorption, it is baked and vacuum packed before shipping. Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

The SKY13498-21 is rated to Moisture Sensitivity Level 3 (MSL3) at 260 °C. It can be used for lead or lead—free soldering. For additional information, refer to the Skyworks Application Note, *PCB Design and SMT Assembly/Rework Guidelines for MCM–L Packages*, document number 101752.

Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Production quantities of this product are shipped in a standard tape and reel format.




Figure 7. SKY13498-21 Evaluation Board Schematic




Figure 8. SKY13498-21 Recommended ESD Protection Circuits






Figure 9. SKY13498-21 Evaluation Board Assembly Diagram



(Top View)




Dimensions and tolerances according to ASME Y14.5M-1994.

All measurements are in millimeters.



Y0894



6. All dimensions are in millimeters.

Figure 13. SKY13498-21 Tape and Reel Dimensions