

#### **DATA SHEET**

# SKY13526-485LF: 0.4 to 3.8 GHz SP6T LTE Transmit/Receive Switch with MIPI RFFE Interface

# **Applications**

- 2G/3G/4G multimode cellular tablets and handsets (LTE, UMTS, CDMA2000, EDGE)
- . Embedded data cards

#### **Features**

- Broadband frequency range: 0.4 to 3.8 GHz
- Low insertion loss
- · High isolation and linearity
- External MIPI select pin
- Six linear TRX ports with isolation greater than 20 dB
   2.7 GHz
- Small QFN (14-pin, 2 x 2 mm) package (MSL1, 260 °C per JEDEC J-STD-020)



Skyworks Green<sup>™</sup> products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green*<sup>™</sup>, document number SQ04–0074.



The SKY13526-485LF is a single-pole, six-throw (SP6T) antenna switch with a Mobile Industry Processor Interface (MIPI).

Using advanced switching technologies, the SKY13526-485LF maintains low insertion loss and high isolation for both transmit and receive switching paths. The high linearity performance and low insertion loss achieved by the SKY13526-485LF makes it an ideal choice for UMTS, CDMA2000, EDGE, and LTE applications.




Figure 1. SKY13526-485LF Block Diagram

Depending on the logic applied to the decoder, the antenna pin is connected to one of six switched RF ports using a low insertion loss path, while the paths between the antenna pin and the other RF pins are in a high isolation state. Switching is controlled by the MIPI decoder. There is an external MIPI select pin that enables how the switch responds to power mode triggers. When this pin is grounded, the switch responds to any of the power mode triggers. When this pin is left open, the switch responds to individual power mode triggers. No external DC blocking capacitors are required on the RF paths as long as no DC voltage is applied.

The SKY13526-485LF is manufactured in a compact, 2 x 2 mm, 14-pin surface mount Quad Flat No-Lead (QFN) package.

A functional block diagram is shown in Figure 1. The pin configuration and package are shown in Figure 2. Signal pin assignments and functional pin descriptions are provided in Table 1.




Figure 2. SKY13526-485LF Pinout (Top View)

Table 1. SKY13526-485LF Signal Descriptions<sup>1</sup>

Pin	Name	Description	Pin	Name	Description
1	TRX5	RF I/O path 5	8	MIPI_SELECT	MIPI interface select. When this pin is grounded, the switch responds to any of the power mode triggers. When this pin is left open, the switch is RFFE MIPI compliant and responds to individual power mode triggers.
2	TRX3	RF I/O path 3	9	TRX2	RF I/O path 2
3	TRX1	RF I/O path 1	10	TRX4	RF I/O path 4
4	VDD	DC power supply	11	TRX6	RF I/O path 6
5	VIO	MIPI decoder interface/reference voltage	12	N/C	Not connected
6	SDATA	Data input/output	13	ANT	Antenna port
7	SCLK	Clock signal	14	N/C	Not connected

<sup>1</sup> Bottom ground paddles must be connected to ground.

# **Electrical and Mechanical Specifications**

The absolute maximum ratings of the SKY13526-485LF are provided in Table 2. Electrical specifications are provided in Tables 3 through 7.

IMD2 and IMD3 test conditions for various frequencies are listed in Tables 8 and 9, respectively.

Triple beat ratio (TBR) test conditions for bands 2 and 5 are listed in Table 10.

Figure 3 illustrates the test setup used to measure intermodulation products. This industry standardized test is used to simulate the WCDMA Band 1 linearity of the antenna switch. A +20 dBm continuous wave (CW) signal, ffund, is sequentially applied to the TRX1 through TRX6 ports, while a -15 dBm CW blocker signal, falk, is applied to the ANT port.

The resulting third order intermodulation distortion (IMD3), frx, is measured over all phases of frund. The SKY13526-485LF exhibits exceptional performance for all TRXx ports.

Table 11 describes the register content and programming read/write sequences. Refer to the *MIPI Alliance Specification for RF Front-End Control Interface (RFFE)*, v1.10 (26 July 2011) for additional information on MIPI programming sequences and MIPI bus specifications.

Figures 4 and 5 provide the timing diagrams for register write commands and read commands, respectively.

Table 12 provides the Register\_0 logic. Table 13 describes the register parameters and bit values.

Table 2. SKY13526-485LF Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Minimum	Maximum	Units
Power supply	VDD	2.5	5.0	V
Digital control signal, MIPI select signal	VIO		2	V
RF input power:	PIN			
TRx1, 2, 3, and 4 TRx5 and 6			+34 +38	dBm dBm
Storage temperature	Tstg	<b>-</b> 55	+150	°C
Operating temperature	Тор	-30	+90	°C

Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device.

**ESD HANDLING**: Although this device is designed to be as robust as possible, electrostatic discharge (ESD) can damage this device.

This device must be protected at all times from ESD when handling or transporting. Static charges may easily produce potentials of several kilovolts on the human body or equipment, which can discharge without detection.

Industry-standard ESD handling precautions should be used at all times.

Table 3. SKY13526-485LF General Electrical Specifications  $^1$  (VDD = 2.85 V, VIO = 1.8 V, TOP = +25 °C, Characteristic Impedance [Zo] = 50  $\Omega$ , Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Supply voltage	VDD		2.50	2.85	4.80	V
Supply current, active mode	IDD			35	65	μΑ
Supply current, low power mode	IDD			10		μΑ
Digital control signal, MIPI select	VIO, MS		1.65	1.80	1.95	V
Interface signal:						
High Low			0.8 x VIO		0.2 x VIO	V V
Control current:						
High Low					10 5	μΑ μΑ
Switching time				2	5	μs

Performance is guaranteed only under the conditions listed in this table.

Table 4. SKY13526-485LF RF Electrical Specifications<sup>1</sup> ( $V_{DD} = 2.85 \text{ V}$ ,  $T_{OP} = +25 ^{\circ}\text{C}$ , Characteristic Impedance [ $Z_{O}$ ] = 50  $\Omega$ , Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Operating frequency	f		0.4		3.8	GHz
Insertion loss	IL	0.4 to 0.960 GHz 1.710 to 1.980 GHz 1.980 to 2.690 GHz 3.4 to 3.6 GHz 3.6 to 3.8 GHz		0.40 0.45 0.70 0.90 1.10	0.50 0.55 0.85 1.20 1.50	dB dB dB dB
Isolation (ANT port to any receive port) (see Table 5)	Iso	0.4 to 0.960 GHz 1.710 to 1.980 GHz 1.980 to 2.690 GHz 3.4 to 3.6 GHz 3.6 to 3.8 GHz	30 25 20 18 17	34 28 23 22 20		dB dB dB dB
Return loss	RL	0.4 to 2.690 GHz 3.4 to 3.6 GHz 3.6 to 3.8 GHz	14 11	20 14 10		dB dB dB
Triple beat ratio (also see Table 10)	TBR	650 to 900 MHz 1710 to 2155 MHz	+51 +51	+81 +81		dBc dBc
Second order intermodulation	IMD2	WCDMA		-110	-102	dBm
Third order intermodulation	IMD3	WCDMA		-110	-105	dBm
Large signal harmonics (PIN = $+25$ dBm): VSWR = 1:1 VSWR = 2:1	2fo, 3fo	710 to 915 MHz 1710 to 1980 MHz 1980 to 2690 MHz 3400 to 3800 MHz <sup>2</sup> 710 to 915 MHz 1710 to 1980 MHz		-69 -69 -69 -69 -55	-60 -60 -60 -60 -45 -45	dBm dBm dBm dBm dBm dBm
		1980 to 2690 MHz 3400 to 3800 MHz		–55 –55	–45 –45	dBm dBm

<sup>&</sup>lt;sup>1</sup> Performance is guaranteed only under the conditions listed in this table.

<sup>&</sup>lt;sup>2</sup> Except ANT to RF2.

# Table 5. SKY13526-485LF Electrical Specifications: Insertion Loss, ANT to TRX Ports $^1$ (VDD = 2.85 V, TOP = +25 °C, Characteristic Impedance [Zo] = 50 $\Omega$ , Unless Otherwise Noted)

	Frequency	Insertion Loss (dB)								
Closed Path	(MHz)	TRX1	TRX2	TRX3	TRX4	TRX5	TRX6			
ANT-TRX	915	-0.400	-0.393	-0.397	-0.397	-0.335	-0.317			
ANT-TRX	1910	-0.605	-0.596	-0.612	-0.623	-0.492	-0.503			
ANT-TRX	2690	-0.613	-0.601	-0.637	-0.648	-0.508	-0.480			
ANT-TRX	3400	-0.776	-0.759	-0.803	-0.817	-0.576	-0.551			
ANT-TRX	3600	-0.896	-0.911	-0.944	-0.953	-0.679	-0.643			
ANT-TRX	3800	-1.081	-1.119	-1.140	-1.163	-0.838	-0.816			

Performance is guaranteed only under the conditions listed in this table.

Table 6. SKY13526-485LF Electrical Specifications: Isolation, ANT to TRX Ports  $^1$  (VDD = 2.85 V, TOP = +25 °C, Characteristic Impedance [Zo] = 50  $\Omega$ , Unless Otherwise Noted)

	Frequency			Isolati	on (dB)		
Closed Path	(MHz)	TRX1	TRX2	TRX3	TRX4	TRX5	TRX6
TRX1	915		-45	-44	-41	-38	-35
TRX1	1910		-38	-34	-34	-29	-28
TRX1	2690		-35	-27	-31	-24	-25
TRX1	3400		-32	-24	-28	-21	-23
TRX1	3600		-31	-23	-27	-20	-22
TRX1	3800		-30	-22	-26	-19	-21
TRX2	915	-45		-40	-42	-35	-39
TRX2	1910	-37		-33	-33	-28	-29
TRX2	2690	-34		-30	-27	-24	-24
TRX2	3400	-31		-27	-23	-22	-21
TRX2	3600	-31		-26	-23	-21	-20
TRX2	3800	-30		-25	-22	-21	-20
TRX3	915	-47	-44		-41	-44	-36
TRX3	1910	-36	-37		-34	-32	-29
TRX3	2690	-29	-34		-31	-26	-25
TRX3	3400	-26	-31		-28	-22	-23
TRX3	3600	-25	-30		-27	-21	-22
TRX3	3800	-24	-30		-26	-21	-21
TRX4	915	-44	-45	-40		-35	-45
TRX4	1910	-37	-35	-33		-28	-33
TRX4	2690	-33	-29	-29		-24	-27
TRX4	3400	-31	-26	-27		-22	-23
TRX4	3600	-30	-25	-26		-21	-22
TRX4	3800	-30	-25	-25		-21	-22
TRX5	915	-52	-45	-41	-42		-37
TRX5	1910	-41	-38	-33	-35		-29
TRX5	2690	-35	-34	-28	-31		-26
	3400	-31	-31	-25	-28		-23
TRX5							
TRX5	3600	-31	-31	-25	-27		-22
TRX5	3800	-30	-30	-25	-26	00	-22
TRX6	915	-44	-51	-41	-41	-36	
TRX6	1910	-37	-41	-33	-34	-28	
TRX6	2690	-33	-35	-30	-29	-25	
TRX6	3400	-31	-31	-27	-26	-23	
TRX6	3600	-30	-31	-26	-25	-22	
TRX6	3800	-29	-30	-25	-25	-21	

<sup>1</sup> Performance is guaranteed only under the conditions listed in this table.

Table 7. SKY13526-485LF Electrical Specifications: Isolation, TRX to TRX Ports  $^1$  (V<sub>DD</sub> = 2.85 V, Top = +25 °C, Characteristic Impedance [Zo] = 50  $\Omega$ , Unless Otherwise Noted)

	Frequency			Isolatio	on (dB)		
Closed Path	(MHz)	TRX1	TRX2	TRX3	TRX4	TRX5	TRX6
TRX1	915		-49	-30	-52	-41	-53
TRX1	1910		-41	-23	-40	-32	-41
TRX1	2690		-36	-19	-34	-28	-34
TRX1	3400		-33	-17	-31	-24	-30
TRX1	3600		-33	-17	-30	-24	-29
TRX1	3800		-32	-16	-29	-23	-29
TRX2	915	-49		-52	-29	-52	-40
TRX2	1910	-41		-41	-22	-41	-32
TRX2	2690	-37		-34	-19	-34	-27
TRX2	3400	-33		-31	-17	-30	-24
TRX2	3600	-33		-30	-16	-29	-23
TRX2	3800	-32		-29	-16	-29	-23
TRX3	915	-31	-50		-52	-33	-51
TRX3	1910	-24	-42		-41	-26	-40
TRX3	2690	-20	-37		-35	-22	-33
TRX3	3400	-18	-34		-31	-19	-29
TRX3	3600	-18	-34		-30	-19	-29
TRX3	3800	-17	-33		-29	-18	-28
TRX4	915	-51	-30	-53		-52	-33
TRX4	1910	-43	-23	-41		-40	-26
TRX4	2690	-38	-20	-35		-33	-22
TRX4	3400	-35	-18	-31		-30	-19
TRX4	3600	-34	-17	-30		-29	-19
TRX4	3800	-33	-17	-30		-28	-18
TRX5	915	-39	-50	-33	-51		-49
TRX5	1910	-32	-42	-26	-40		-39
TRX5	2690	-29	-38	-22	-34		-33
TRX5	3400	-26	-34	-20	-31		-29
TRX5	3600	-26	-34	-20	-30		-28
TRX5	3800	-25	-33	-19	-29		-27
TRX6	915	-51	-38	-52	-33	-51	
TRX6	1910	-43	-32	-41	-26	-40	
TRX6	2690	-38	-28	-35	-23	-33	
TRX6	3400	-35	-26	-31	-20	-29	
TRX6	3600	-34	-25	-30	-20	-28	
TRX6	3800	-33	-25	-29	-19	-27	

<sup>1</sup> Performance is guaranteed only under the conditions listed in this table.

**Table 8. IMD2 Test Conditions** 


Band	Transmit Frequency (MHz)	Transmit Power (dBm)	Frequency Blocker, Low (MHz)	Frequency Blocker, High (MHz)	Power Blocker (dBm)	Receive Frequency (MHz)
1	1950.0		190	4090		2140.0
2	1880.0		80	3840		1960.0
4	1732.0	. 00	400	3864	45	2132.0
5	836.5	+20	45	1718	<b>–15</b>	881.5
7	2535.0		120	5187		2655.0
8	897.0		45	1839		942.0

# **Table 9. IMD3 Test Conditions**

Band	Transmit Frequency (MHz)	Transmit Power (dBm)	Frequency Blocker (MHz)	Power Blocker (dBm)	Receive Frequency (MHz)
1	1950.0		1760.0		2140.0
2	1880.0	-	1800.0		1960.0
4	1732.0	. 20	1332.0	45	2132.0
5	836.5	+20	791.5	-15	881.5
7	2535.0		2415.0		2655.0
8	897.0		852.0		942.0

# **Table 10. Triple Beat Ratio Test Conditions**

Band	Transmit Frequency 1 (MHz)	Transmit Power 1 (dBm)	Transmit Frequency 2 (MHz)	Transmit Power 2 (dBm)	Frequency Blocker @ ANT (MHz)	Power Blocker (dBm)	TBR Product Frequency (MHz)
2	1880.0	. 01 5	1881.0	+21.5	1960.0	20	1960.0 ± 1
5	836.5	+21.5	881.5	+21.5	881.5	-30	881.5 ± 1



**Figure 3. Third Order Intermodulation Test Setup** 

**Table 11. Command Sequence Bit Definitions** 

									Extended Operation					
Туре	SSC	C11- C8	<b>C7</b>	C6-C5	C4	C3-C0	Parity Bits	BPC	DA7(1)- DA0(1)	Parity Bits	BPC	DA7(n)- DA0(n)	Parity Bits	ВРС
Reg0 Write	Y	SA[3:0]	1	Data[6:5]	Data[4]	Data{3:0]	Y	Y	-	1	1	-	1	-
Reg Write	Y	SA[3:0]	0	10	Addr[4]	Addr[3:0]	Y	-	Data[7:0]	1	-	-	Υ	Y
Reg Read	Y	SA[3:0]	0	11	Addr[4]	Addr[3:0]	Y	Y	Data[7:0]	-	-	-	Υ	Υ


#### Legend:

SSC = Sequence start command C = Command frame bits


DA = Data/address frame bits

BPC = Bus park cycle

BC = Byte count (# of consecutive addresses)



**Figure 4. Register Write Command Timing Diagram** 



**Figure 5. Register Read Command Timing Diagram** 

Table 12. Register\_0 Truth Table

					Registe	r_0 Bits			
State	Mode	D7	D6	D5	D4	D3	D2	D1	DO
1	Isolation (default)		0	0	0	0	0	0	0
2	TRX1		0	0	0	0	0	1	0
3	TRX2		0	0	0	1	0	1	0
4	TRX3		0	0	0	1	1	1	0
5	TRX4		0	0	0	1	0	1	1
6	TRX5		0	0	0	0	0	0	1
7	TRX6		0	0	0	1	0	0	1

Table 13. Register Description and Programming (1 of 2)

Register				
Name	Address (Hex)	Parameter	Description	Default (Binary)
Register_0	0000	MODE_CTRL	Bits[7:0]:	-
			Switch control. See Table 10 for logic	
	001A	SOFTWARE RESET	Bit[7]:	0
RFFE_STATUS			Resets all data to default values except for USID, GSID, or the contents of the PM_TRIG Register.	
			0 = Normal operation 1 = Software reset	
		COMMAND_FRAME_PARITY_ERR	Bit[6]:	0
			Command sequence received with parity error – discard command.	
		COMMAND_LENGTH_ERR	Bit[5]:	0
			Command length error.	
		ADDRESS_FRAME_PARITY_ERR	Bit[4]:	0
			Address frame parity error =1.	
		DATA_FRAME_PARITY_ERR	Bit[3]:	0
			Data frame with parity error.	
		READ_UNUSED_REG	Bit[2]:	0
			Read command to an invalid address.	
		WRITE_UNUSED_REG	Bit[1]:	0
			Write command to an invalid address.	
		BID_GID_ERR	Bit[0]:	0
			Read command with a BROADCAST_ID (refer to the <i>MIPI Alliance Specification</i> ) or GSID.	
GROUP_SID	001B	Reserved	Bits[7:4]: Reserved	0000
		GSID	Bits[3:0]:	0000
			Group slave ID	

**Table 13. Register Description and Programming (2 of 2)** 

Register				
Name	Address (Hex)	Parameter	Description	Default (Binary)
PM_TRIG (Note 1)	001C	PWR_MODE	Bits[7:6]:  00 = Normal operation (active)  01 = Default settings (startup)  10 = Low power (low power)  11 = Reserved	00
		Trigger_Mask_2	Bit[5]:  If this bit is set, trigger 2 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 2, the data goes directly to the destination register.	0
		Trigger_Mask_1	Bit[4]:  If this bit is set, trigger 1 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 1, the data goes directly to the destination register.	0
		Trigger_Mask_0	Bit[3]:  If this bit is set, trigger 0 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 0, the data goes directly to the destination register.	0
		Trigger_2	Bit[2]:  If this bit is set, data is loaded into the trigger 2 registers.	0
		Trigger_1	Bit[1]:  If this bit is set, data is loaded into the trigger 1 registers (unsupported).	0
		Trigger_0	Bit[0]:  If this bit is set, data is loaded into the trigger 0 registers.	0
PRODUCT_ID	001D	PRODUCT_ID	Bits[7:0]: This is a read-only register. However, during the programming of the Unique Slave Identifier (USID), a write command sequence is performed on this register but the value is not changed.	11000000
MANUFACTURER_ID	001E	MANUFACTURER_ID	Bits[7:0]: Read-only register	10100101
MAN_USID	001F	Reserved	Bits[7:6]: Reserved	00
		MANUFACTURER_ID	Bits[5:4]: Read-only register	01
		USID	Bits[3:0]: Programmable USID. A write to these bits programs the USID.	1011

Note 1: Unlike the complete independence between triggers 0, 1, and 2, and also between the associated trigger masks 0, 1, and 2, respectively, as described in the MIPI RFFE Specification, this device uses additional interactions between the provided trigger functions.

It is also necessary to disable all three triggers (i.e., set all three trigger masks) to ensure that data written to any triggerable register will immediately be written to the destination register at the conclusion of the RFFE command sequence where the data is written.

The delayed application of updated data to all triggerable registers in this device may be accomplished using any of the three triggers (0, 1, or 2), provided that the particular trigger used is not currently masked off. If multiple triggers are enabled, any or all of those are sufficient to cause the data to be transferred from shadow registers to destination registers for all triggerable registers in the device.

#### **Evaluation Board Description**

The SKY13526-485LF Evaluation Board is used to test the performance of the SKY13526-485LF SP6T Switch. An Evaluation Board schematic diagram is provided in Figure 6. A recommended ESD protection circuit diagram is provided in Figure 7. An assembly drawing for the Evaluation Board is shown in Figure 8.

# **Package Dimensions**

The PCB layout footprint for the SKY13526-485LF is provided in Figure 9. The typical part marking is shown in Figure 10. Package dimensions are shown in Figure 11, and tape and reel dimensions are provided in Figure 12.

# **Package and Handling Information**

Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

The SKY13526-485LF is rated to Moisture Sensitivity Level 1 (MSL1) at 260 °C. It can be used for lead or lead-free soldering. For additional information, refer to the Skyworks Application Note, *PCB Design and SMT Assembly/Rework Guidelines for MCM-L Packages*, document number 101752.

Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Production quantities of this product are shipped in a standard tape and reel format.





Figure 6. SKY13526-485LF Evaluation Board Schematic






Figure 7. SKY13526-485LF Recommended ESD Protection Circuits




Figure 8. SKY13526-485LF Evaluation Board Assembly Diagram




Figure 9. SKY13526-485LF PCB Layout Footprint (Top View)




Figure 10. Typical Part Marking (Top View)




Figure 11. SKY13526-485LF Package Dimensions




Figure 12. SKY13526-485LF Tape and Reel Dimensions