

**DATA SHEET**

# SKY66291-11: 1805 to 1880 MHz High-Efficiency 4 W Power Amplifier

## Applications


- FDD and TDD 2G/3G/4G LTE systems
- 3GPP band 3 and 9 small cell base stations
- Driver amplifier for micro-base and macro-base stations
- Active antenna array and massive MIMO

## Features

- High efficiency: PAE = 36.5% @ +28 dBm
- High linearity: +28 dBm with < -50 dBc linearized ACLR (20 MHz LTE, 8.5 dB PAR signal)
- High gain: 38.5 dB
- Excellent input and output return loss: to 50 Ω system
- Integrated active bias: performance compensated over temp
- Integrated enable On/Off function: PAEN = 1.7 to 2.5 V
- Single supply voltage: 5.0 V
- Pin-to-pin compatible PA family supporting all 3GPP bands
- Compact (16-pin, 5 × 5 × 1.3 mm) package (MSL3, 260 °C per JEDEC J-STD-020)



Skyworks Green™ products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green™*, document number SQ04-0074.



**Figure 1. SKY66291-11 Block Diagram**

## Description


SKY66291-11 is a high-efficiency fully input/output matched power amplifier (PA) with high gain and linearity. The compact 5 × 5 mm PA is designed for FDD and TDD 2G/3G/4G LTE small cell base stations operating from 1805 to 1880 MHz. The active biasing circuitry is integrated to compensate PA performance over temperature, voltage, and process variation.

The SKY66291-11 is part of high-efficiency, pin-to-pin compatible PA family supporting all 3GPP bands.

A block diagram of the SKY66291-11 is shown in Figure 1. The device package and pinout are shown in Figure 2. Table 1 lists the pin-to-pin compatible parts in the PA family. Signal pin assignments and functional pin descriptions are described in Table 2.

**Table 1. Pin-to-Pin Compatible PA Family**

Part Number	Frequency (MHz)	3GPP Band
SKY66296-11	700 to 800	Bands 12, 13, 14, 17, 29, and 44
SKY66289-11	791 to 821	Band 20
SKY66295-11	800 to 900	Bands 5, 18, 19, 26 and 27
SKY66298-11	900 to 990	Band 8
SKY66291-11	1805 to 1880	Bands 3 and 9
SKY66299-11	1900 to 2000	Bands 2, 25, 33, 36, and 37
SKY66294-11	2000 to 2300	Bands 1, 4, 10, and 23
SKY66292-11	2300 to 2400	Bands 30, 40
SKY66297-11	2490 to 2690	Bands 7, 38, and 41
SKY66293-21	3400 to 3800	CBRS, Bands 22, 42, 43, and 48
SKY66288-11	5150 to 5925	Band 46



**Figure 2. SKY66291-11 Pinout (Top View)**

**Table 2. SKY66291-11 Signal Descriptions<sup>1</sup>**

Pin	Name	Description	Pin	Name	Description
1	GND	Ground	9	RFOUT	RF output port
2	RFIN	RF input port	10	GND	Ground
3	GND	Ground	11	GND	Ground
4	GND	Ground	12	VCC3	Stage 3 collector voltage
5	VBIAS	Bias voltage	13	GND	Ground
6	PAEN	PA enable	14	VCC2	Stage 2 collector voltage
7	GND	Ground	15	GND	Ground
8	GND	Ground	16	VCC1	Stage 1 collector voltage

<sup>1</sup> The center ground pad must have a low inductance and low thermal resistance connection to the application’s printed circuit board ground plane.

**Technical Description**

The matching circuits are contained within the device. An on-chip active bias circuit is included within the device for both input and output stages, which provides excellent gain tracking over temperature and voltage variations.

The SKY66291-11 is internally matched for maximum output power and efficiency. The input and output stages are independently supplied using the VCC1, VCC2, and VCC3 supply lines (pins 16, 14, and 12, respectively). The DC control voltage that sets the bias is supplied by the VCBIAS signal (pin 5).

**Electrical and Mechanical Specifications**

The absolute maximum ratings of the SKY66291-11 are provided in Table 3. Recommended operating conditions are specified in Table 4, and electrical specifications are provided in Table 5.

Typical performance characteristics are shown in Figures 3 through 16.

**Table 3. SKY66291-11 Absolute Maximum Ratings<sup>1</sup>**

Parameter	Symbol	Minimum	Maximum	Units
RF input power (CW, 50 Ω load)	P <sub>IN</sub>		+5	dBm
Supply voltage (VCC1, VCC2, VCC3, VBIAS)	V <sub>CC</sub>		5.5	V
PA enable	V <sub>EN</sub>		2.8	V
Operating temperature	T <sub>C</sub>	-40	+100	°C
Storage temperature	T <sub>ST</sub>	-55	+125	°C
Junction temperature	T <sub>J</sub>		+150	°C
Power dissipation	P <sub>D</sub>		1.3	W
Device thermal resistance	θ <sub>JC</sub>		19.5	°C/W
Electrostatic discharge:				
Charged Device Model (CDM)			500	V
Human Body Model (HBM)			1000	V

<sup>1</sup> Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device.

---

**ESD HANDLING:** *Although this device is designed to be as robust as possible, electrostatic discharge (ESD) can damage this device. This device must be protected at all times from ESD when handling or transporting. Static charges may easily produce potentials of several kilovolts on the human body or equipment, which can discharge without detection. Industry-standard ESD handling precautions should be used at all times.*

---

**Table 4. SKY66291-11 Recommended Operating Conditions**

Parameter	Symbol	Minimum	Typical	Maximum	Units
Supply voltage (VCC1, VCC2, VCC3, VBIAS)	V <sub>CC1</sub> , V <sub>CC2</sub> , V <sub>CC3</sub> , V <sub>BIAS</sub>	4.75	5	5.25	V
PA enable:	PAEN				
ON		1.7	2.0	2.5	V
OFF			0	0.5	V
PA enable current	I <sub>ENABLE</sub>		1	12	μA
Operating frequency	f	1805		1880	MHz
Operating temperature	T <sub>C</sub>	-40	+25	+85	°C

**Table 5. SKY66291-11 Electrical Specifications<sup>1</sup>**

**(Vcc1 = Vcc2 = Vcc3 = VBIAS = 5 V, PAEN = 2.0 V, f = 1842.5 MHz, Tc = +25 °C, Input/Output Load = 50 Ω, Unless Otherwise Noted)**


Parameter	Symbol	Test Condition	Min	Typical	Max	Units
Frequency	f		1805		1880	MHz
Small signal gain	S21	PIN = -30 dBm	36	37.5		dB
Gain @ +28 dBm	S21 @ +28 dBm	POUT = +28 dBm	37.5	38.5		dB
Input return loss	S11	PIN = -20 dBm	14	25		dB
Output return loss	S22	PIN = -20 dBm	14	23		dB
Reverse isolation <sup>2</sup>	S12	PIN = -30 dBm		55		dB
ACLR @ +28 dBm	ACLR	POUT = +28 dBm (20 MHz LTE, 8.5 dB PAR signal)		-32.5	-29	dBc
Saturated output power	PSAT	CW, PIN = +5 dBm	+35.5	+36.3		dBm
Output power at 3 dB gain compression	P3dB	CW, reference to small signal gain	+34.5	+35.5		dBm
2 <sup>nd</sup> harmonic	2fo	CW, POUT = +28 dBm		-28	-23	dBc
3 <sup>rd</sup> harmonic	3fo	CW, POUT = +28 dBm		-65	-57	dBc
Power-added efficiency	PAE	CW, POUT = +28 dBm	33	36.5		%
Quiescent current	ICCQ	No RF signal		80	115	mA

<sup>1</sup> Performance is guaranteed only under the conditions listed in this table.


<sup>2</sup> Not tested in production. Verified by design.

**Typical Performance Characteristics**


( $V_{CC1} = V_{CC2} = V_{CC3} = V_{BIAS} = 5\text{ V}$ ,  $PAEN = 2.0\text{ V}$ ,  $f = 1842.5\text{ MHz}$ ,  $T_c = +25\text{ }^\circ\text{C}$ , Input/Output Load =  $50\ \Omega$ , Unless Otherwise Noted)




**Figure 3. PAE vs Pout Across Frequency @ 5 V, 25 °C**




**Figure 4. PAE vs. Pout Across Temperature @ 1842.5 MHz, 5 V**




**Figure 5. ACLR vs Pout Across Frequency**



**Figure 6. ACLR vs Pout Across Temperature**



**Figure 7. Gain vs Pout Across Frequency**



**Figure 8. Gain vs Pout Across Temperature**




Figure 9. Operating Current vs Pout Across Frequency




Figure 10. Operating Current vs Pout Across Temperature




Figure 11. 2nd Harmonic vs Frequency Across Temperature @ Pout = +28 dBm (CW)




Figure 12. 3rd Harmonic vs Frequency Across Temperature @ Pout = +28 dBm (CW)




Figure 13. Small Signal Gain vs Frequency Across Temperature (PIN = -30 dBm)




Figure 14. Wide Band Small Signal Gain vs Frequency (PIN = -30 dBm)




Figure 15. Input Return Loss vs Frequency Across Temperature (Small Signal,  $P_{IN} = -20$  dBm)




Figure 16. Output Return Loss vs Frequency Across Temperature (Small Signal,  $P_{IN} = -20$  dBm)

### Evaluation Board Description

The SKY66291-11 Evaluation Board is used to test the performance of the SKY66291-11 PA. An Evaluation Board schematic is provided in Figure 17. Table 6 provides the Bill of Materials (BOM) list for Evaluation Board components.

An assembly drawing for the Evaluation Board is shown in Figure 18. Layer details are shown in Figure 19. Layer details physical characteristics are noted in Figure 20.

### Circuit Design Considerations

The following design considerations are general in nature and must be followed regardless of final use or configuration:

- Paths to ground should be made as short as possible.
- The ground pad of the SKY66291-11 has special electrical and thermal grounding requirements. This pad is the main thermal conduit for heat dissipation. Because the circuit board acts as the heat sink, it must shunt as much heat as possible from the device.

Therefore, design the connection to the ground pad to dissipate the maximum wattage produced by the circuit board. Multiple vias to the grounding layer are required.

**NOTE:** A poor connection between the ground pad and ground increases junction temperature ( $T_J$ ), which reduces the life of the device.

### Evaluation Board Test Procedure


#### Turn-On Sequence

1. Connect  $50\ \Omega$  test equipment or load to the input and output RF ports of the Evaluation Board.
2. Connect the DC ground.
3. Connect all VCCs and VBIAS lines to a +5 V supply. Connect PAEN to a 2.0 V supply.
4. Without applying RF, turn on the 5 V supply, then turn on the 2 V PAEN.
5. Apply RF signal data at  $-30$  dBm and observe that the gain of the device complies with the values in Table 5. Begin measurements.

#### Turn-Off Sequence

1. Turn off the RF input to the device.
2. Turn off PAEN (set to 0 V).
3. Turn off all VCCs and VBIAS.

**NOTE:** It is important to adjust the VCC voltage sources so that +5 V is measured at the board. High collector currents drop the collector voltage significantly if long leads are used. Adjust the bias voltage to compensate.




203161C-017

Figure 17. SKY66291-11 Evaluation Board Schematic



**Table 6. SKY66291-11 Evaluation Board Bill of Materials (BOM)**

Component	Description	Size
C1	Resistor, 0 $\Omega$ , 0.063 W	0402
C3	Ceramic capacitor, 1 $\mu$ F, 16 V, $\pm$ 10%	0402
C4, C7, C9, C11	Ceramic capacitor, 3300 pF, X7R, $\pm$ 10%, 50 V	0402
C6	Ceramic capacitor, 100 pF	0402
C8, C10, C12	Ceramic capacitor, 10 $\mu$ F, 16 V, $\pm$ 10% , X7R	1206
L1	DNI	0402
TW21-D690-111	Evaluation Board	-



*Notes:*

1. Evaluation Board Gerber files are available on request.
2. The C1 component shown in this assembly is a 0  $\Omega$  resistor.
3. The L1 component shown in this assembly is DNI.

**Figure 18. Evaluation Board Assembly Drawing**














Figure 19. Evaluation Board Layer Details

50 Ohm	Cross Section	Name	Thickness (mm)	Materials
W = 0.500 mm 		TMask	0.010	Solder Resist
		L1	0.035	Cu, 1 oz.
		Dielectric	: 0.250	R04350
		L2	0.035	Cu, 1 oz.
		Dielectric	: 0.350	FR4
		L3	0.035	Cu, 1 oz.
		Dielectric	: 0.250	FR4
		L4	0.035	Cu, 1 oz.
		BMask	0.010	Solder Resist

203161C-020

Figure 20. Layer Detail Physical Characteristics

### Application Circuit Notes

**Center Ground.** It is extremely important to sufficiently ground the bottom ground pad of the device for both thermal and stability reasons. Multiple small vias are acceptable and work well under the device if solder migration is an issue.

**GND (pins 1, 3, 4, 7, 8, 10, 11, 13, and 15).** Attach all ground pins to the RF ground plane with the largest diameter and lowest inductance via that the layout allows. Multiple small vias are acceptable and will work well under the device if solder migration is an issue.

**VBIAS (pin 5).** The bias supply voltage for each stage, nominally set to +5 V.

**RFOUT (pin 9).** Amplifier RF output pin ( $Z_0 = 50 \Omega$ ). The module includes an onboard internal DC blocking capacitor. All impedance matching is provided internal to the module.

**VCC1, VCC2, and VCC3 (pin 16, 14, and 12, respectively).** Supply voltage for each stage collector bias is nominally set to 5 V. Bypass and decoupling capacitors C6 through C12 should be placed in the approximate location shown on the evaluation board assembly drawing, although exact placement is not critical.

**RFIN (pin 2).** Amplifier RF input pin ( $Z_0 = 50 \Omega$ ). The module includes an onboard internal DC blocking capacitor. All impedance matching is provided internal to the module.

### Package Dimensions


Typical part marking for the SKY66291-11 is shown in Figure 21. The PCB layout footprint for the SKY66291-11 is shown in Figure 22. Package dimensions are shown in Figure 23, and tape and reel dimensions are provided in Figure 24.

### Package and Handling Information


Since the device package is sensitive to moisture absorption, it is baked and vacuum packed before shipping. Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

The SKY66291-11 is rated to Moisture Sensitivity Level 3 (MSL3) at 250 °C. It can be used for lead or lead-free soldering. For additional information, refer to Skyworks Application Note, *PCB Design and SMT Assembly/Rework Guidelines for MCM-L Packages*, document number 101752.

Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Production quantities of this product are shipped in a standard tape and reel format.



**Figure 21. Typical Part Marking for the SKY66291-11**




Notes:

1. Thermal vias should be resin filled and capped in accordance with IPC-4761 type VII vias.
2. Recommended Cu thickness is 30 to 35  $\mu\text{m}$ .

203161C-022


Figure 22. SKY66291-11 PCB Layout Footprint

**DATA SHEET • SKY66291-11: 1805 TO 1880 MHz HIGH-EFFICIENCY 4 W POWER AMPLIFIER**



203161C-023

**Figure 23. SKY66291-11 Package Dimensions**



203161C-024

**Figure 24. SKY66291-11 Tape and Reel Dimensions**