

DATA SHEET

SKY85712-11: 5 GHz WLAN Front-End Module

Applications

- 802.11ac networking and personal computing systems
- PC cards, PCMCIA cards, mini-cards, and half mini-cards
- WLAN-enabled wireless video systems

Features

- Integrated high-performance 5 GHz PA, LNA with bypass, and T/R switch
- Fully matched input and output
- Integrated power detector and directional coupler
- Transmit gain: 27 dB
- Receive gain: 12 dB
- Output power: +17 dBm @ 1.8% EVM, HT80, MCS9
- Output power: +18 dBm @ 3% EVM, HT40, MCS7
- Small QFN (16-pin, 3 x 3 mm) package (MSL1, 260 °C per JEDEC J-STD-020)



Skyworks Green™ products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green™*, document number SQ04-0074.




Figure 1. SKY85712-11 Block Diagram

Description

The SKY85712-11 is a highly integrated, 5 GHz front-end module (FEM) incorporating a 5 GHz single-pole, double-throw (SPDT) transmit/receive (T/R) switch, a 5 GHz low-noise amplifier (LNA) with bypass, and a 5 GHz power amplifier (PA) intended for mobile/portable 802.11ac applications and systems.

The LNA and PA disable functions ensure low leakage current in off mode. An integrated power detector is included to provide closed-loop power control within the system.

The device is provided in a compact, 16-pin 3 x 3 mm Quad Flat No-Lead (QFN) package. A functional block diagram is shown in Figure 1. The pin configuration and package are shown in Figure 2. Signal pin assignments and functional pin descriptions are provided in Table 1.




Figure 2. SKY85712-11 Pinout (Top View)

Table 1. SKY85712-11 Signal Descriptions

Pin	Name	Description	Pin	Name	Description
1	GND	Ground	9	N/C	No connection
2	RX	RF receive output	10	VCC1	PA supply voltage
3	GND	Ground	11	VCC2	PA supply voltage
4	VDD	LNA supply voltage	12	GND	Ground
5	VDET	Detector output voltage	13	ANT	Antenna
6	PA_EN	PA enable	14	GND	Ground
7	GND	Ground	15	CRX	Switch control voltage
8	TX	RF transmit input	16	LNA_EN	LNA enable

Technical Description

The SKY85712-11 is comprised of a high-performance 5 GHz PA, 5 GHz LNA, and broadband SPDT switch. The device is fully-matched, and requires few external components for optimal performance, which makes it ideal for small portable/mobile applications. The FEM provides up to +27 dB of gain over the frequency band. The LNA supports an enable/disable mode for power savings when not in receive mode and a bypass function for increased receive dynamic range. The PA can be shut off using the PA_EN signal (pin 6).

The low-loss broadband switch provides the T/R switching function on the SKY85712-11 and has a 1 dB output compression point (OP1dB) of approximately +25 dBm.

Electrical and Mechanical Specifications

The absolute maximum ratings of the SKY85712-11 are provided in Table 2. The recommended operating conditions are specified in Table 3 and electrical specifications are provided in Table 4.

The state of the SKY85712-11 is determined by the logic provided in Table 5.

Table 2. SKY85712-11 Absolute Maximum Ratings¹

Parameter	Symbol	Minimum	Maximum	Units
Supply voltage	VCC1, VCC2	-0.3	+4.0	V
Supply voltage	VDD		+4.0	V
DC input on control pins (PA_EN, LNA_EN, CRX)	V _{IN}	-0.3	+3.6	V
Input power (50 Ω load)	P _{IN}		+10	dBm
Supply current	I _{CC}		400	mA
Storage temperature	T _{ST}	-40	+150	°C
Junction temperature	T _J		150	°C
Electrostatic discharge: Human Body Model (HBM), Class 1C	ESD		1000	V

¹ Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device.

ESD HANDLING: *Although this device is designed to be as robust as possible, electrostatic discharge (ESD) can damage this device. This device must be protected at all times from ESD when handling or transporting. Static charges may easily produce potentials of several kilovolts on the human body or equipment, which can discharge without detection. Industry-standard ESD handling precautions should be used at all times.*

Table 3. SKY85712-11 Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
Supply voltage	VCC1, VCC2, VDD	3.0	3.3	3.6	V
Control logic:					
High	V _{IH}	2.5		3.6	V
Low	V _{IL}	0		0.4	V
Operating temperature	T _{OP}	-40		+85	°C

Table 4. SKY85712-11 Electrical Specifications¹
(Vcc1 = Vcc2 = VDD = 3.3 V, Top = 25 °C, Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Frequency range	f	Main frequency band	5.15		5.85	GHz
Transmit Mode						
Gain	G		24	27	31	dB
Gain flatness		Over any 40 MHz bandwidth	-0.5		+0.5	dB
Output power	P _{OUT}	With -45 dB EVM source: MCS9, HT80, 1.8 % DEVM, AT off MCS7, HT40, 3 % DEVM, AT off MCS0, mask compliance	+15 +16 +18	+17 +18 +20		dBm dBm dBm
Current consumption		Modulated signal: Quiescent +17 dBm +18 dBm +20 dBm		190 240 255 280		mA mA mA mA
Harmonics (2 nd and 3 rd)	2fo, 3fo	+19 dBm MCS0			-50	dBm/MHz
All spurious		+19.5 dBm OFDM, 6 Mbps		-28	-25	dBm
Isolation		From ANT to either TX or RX pin		40		dB
Input return loss	IS11l		7	10		dB
Output return loss	IS22l		10	12		dB
Power detector output: +10 dBm +17 dBm +23 dBm				0.40 0.71 1.20		V V V
Power detector output impedance	Z _{OUT_DET}	RF output = -30 dBm		700		Ω
PA enable current	I _{ENABLE}			0.5		mA
Receive Mode						
Gain	G		9	12	16	dB
1 dB input compression point	IP1dB	LNA active LNA bypass		-5 +10		dBm dBm
Gain step			19	21	23	dB
Gain flatness		Over any 40 MHz bandwidth	-0.25		+0.25	dB
Noise figure	NF			2.7		dB
Input return loss	IS11l	LNA active LNA bypass	6 10			dB dB
Output return loss	IS22l		5	8		dB
Third order input intercept point	IIP3			+8		dBm
Switching time	t _{sw}	LNA ↔ bypass RX ↔ TX: From 10% ↔ 90% power change of rising or falling edge, state 1			200 400	ns ns
LNA bias current	I _{DD}			11	15	mA
LNA enable current					10	μA
CRX enable current					10	μA
Receive Bypass Mode						
Insertion loss	IS21l			-9		dB

¹ Performance is guaranteed only under the conditions listed in this table.

Table 5. SKY85712-11 Logic

Mode	State	CRX (J5, Pin 10)	LNA_EN (J5, Pin 4) ¹	PA_EN (J5, Pin 9) ²
All off (switch in TX mode)	1	0	0	0
WLAN receive	2	1	1	0
WLAN receive bypass mode	3	1	0	0
WLAN transmit	4	0	0	1

¹ LNA is on while LNA_EN is high. LNA is off and in bypass mode when LNA_EN is low.

² PA_EN controls only the PA. It does not control the switch.

Evaluation Board Description

The SKY85712-11 Evaluation Board is used to test the performance of the SKY85712-11 FEM. A suggested application schematic diagram is shown in Figure 3. A photograph of the Evaluation Board is shown in Figure 4. Table 6 provides the Bill of Materials (BOM) list for Evaluation Board components.

Evaluation Board Setup Procedure

1. Connect system ground to pin 2 of the J4 header and to pin 2 of the J5 header.
2. Apply 3.3 V to pins 1 and 3 of the J4 header and to pin 3 of the J5 header.
3. Select a path according to the information in Table 5:
L = 0 V
H = 3.3 V
4. Connect a DMM to pin 12 of the J5 header to monitor the power detector voltage.

Circuit Design Considerations


The following design considerations are general in nature and must be followed regardless of final use or configuration:

- Paths to ground should be made as short as possible.
- The ground pad of the SKY85712-11 has special electrical and thermal grounding requirements. This pad is the main thermal conduit for heat dissipation. Since the circuit board acts as the heat sink, it must shunt as much heat as possible from the device.

Therefore, design the connection to the ground pad to dissipate the maximum wattage produced by the circuit board. Multiple vias to the grounding layer are required.

NOTE: A poor connection between the ground pad and ground increases junction temperature (T_j), which reduces the life of the device.

- Place component C7 close to pin 11.
- Place component C6 close to pin 10.
- The ANT port is DC-blocked and does not require a DC blocking capacitor.
- There is no DC present on the RX port. This pin needs to be DC-blocked with a general purpose 4.7 pF capacitor if there is > 2.6 V DC on the trace connecting to the RX port.
- There is no DC present on the TX port. This pin needs to be DC-blocked with a general purpose 4.7 pF capacitor if there is > 3.2 V DC on the trace connecting to the TX port.
- Each VCC pin needs to be individually decoupled as shown in the Evaluation Board schematic. Place C7 close to pin 11. Place C6 close to pin 10.
- VCC1 and VCC2 should not be shorted together at the device pins. Refer to the layout for details.
- The DNI components and 0 Ω resistors can be eliminated.
- The ANT and LNA OUT trace losses are 0.18 dB. The TX IN trace losses are 0.22 dB.



Note: 0 Ω resistors and DNI components are not shown in schematic.

Y1833

Figure 3. SKY85712-11 Application Schematic



Figure 4. SKY85712-11 Evaluation Board

Table 6. SKY85712-11 Evaluation Board Bill of Materials¹

Component	Value	Size	Vendor	Part Number	Description
C6	0.22 μ F	0402	Murata	GRM155R60J224KE01	Multilayer ceramic
C7	47000 pF	0402	Murata	GRM155R71E473KA86	Multilayer ceramic
C19, C20	0.3 pF	0402	Murata	GJM1555C1HR30BB01	Multilayer ceramic
L1	1.3 nH	0402	Murata	LQG15HN1N3S02D	High-frequency multilayer

¹ 0 Ω resistors and DNI components are not shown in the Bill of Materials.

Package Dimensions


The PCB layout footprint for the SKY85712-11 is shown in Figure 5. Typical part markings are shown in Figure 6. Package dimensions for the 16-pin QFN are shown in Figure 7, and tape and reel dimensions are provided in Figure 8.

Package and Handling Information

Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

The SKY85712-11 is rated to Moisture Sensitivity Level 1 (MSL1) at 260 °C. It can be used for lead or lead-free soldering. For additional information, refer to the Skyworks Application Note, *Solder Reflow Information*, document number 200164.

Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Production quantities of this product are shipped in a standard tape and reel format.



Notes:

1. Via hole recommendations:
0.025 mm Cu via wall plating (minimum), solder mask on the far side should tent or plug via holes.
2. Solder mask recommendations:
Contact board fabricator for recommended solder mask offset and tolerance.
3. Stencil recommendations:
0.125 mm stencil thickness, laser cut apertures, trapezoidal walls and rounded corners offer better paste release.
4. Dimensions and tolerances according to ASME Y14.5M-1994.
5. Unless specified, dimensions are symmetrical about center lines.
6. All dimensions are in millimeters.

Figure 5. SKY85712-11 PCB Layout Footprint (Top View)

S3179





Figure 6. Typical Part Markings (Top View)




Notes:

1. All measurements are in millimeters.
2. Dimensioning and tolerancing according to ASME Y14.5M-1994.
3. Coplanarity applies to the exposed heat sink slug as well as the terminals.

S1977a

Figure 7. SKY85712-11 Package Dimensions



Notes:

1. Measured from center line of sprocket hole to center line of pocket.
2. Cumulative tolerance of 10 sprocket holes is ± 0.20 mm.
3. Other material available.
4. Typical ESD surface resistivity is from 10^5 to 10^{11} Ohms/square per EIA, JEDEC tape and reel specification.
5. All measurements are in millimeters.

S2615

Figure 8. SKY85712-11 Tape and Reel Dimensions