Chip Card & Security



OPTIGA™ Trust X

Datasheet

Key Features

- High-end security controller
- Turnkey solution
- Mutual authentication using ECDSA
- DTLS client IETF standard RFC 6347
- Secure communication using DTLS
- Compliant with the USB Type-C[™] Authentication standard
- I2C interface
- Up to 10 kB user memory
- Cryptographic support: ECC NIST P256 and P384, AES-128 (via DTLS client), SHA-256, TRNG, DRNG
- PG-USON-10-2 package (3 x 3 mm)
- Standard & extended temperature ranges
- Full system integration support with Host Software Library
- Common Criteria Certified EAL6+ (high) hardware
- Crypto ToolBox with ECC NIST P256, P384, SHA-256 (sign, verify, key generation, ECDH, key derivation)
- Device Security Monitor
- Lifetime for Industrial Automation and Infrastructure is 20 years and 15 years for other Application Profiles

Benefits

- Protection of IP and data
- Protection of business case
- Protection of corporate image
- Safeguarding of quality and safety

Applications

- Industrial control and automation
- Consumer electronics and Smart home
- Medical devices

About this document

Scope and purpose

This Datasheet provides information to enable integration of a security device, and includes package,

connectivity and technical data.

Intended audience

This Datasheet is intended for device integrators and board manufacturers.





Introduction

Abou	t this document1
1	Introduction
1.1	Broad range of benefits
1.2	Enhanced security3
1.3	Fast and easy integration3
1.4	Applications3
1.5	Device Features
2	System Block Diagram
3	Interface and Schematics
3.1	System Integration Schematics8
4	Description of packages
4.1	PG-USON-10-2
4.2	Production sample marking pattern10
5	Technical Data12
5.1	I2C Interface Characteristics
5.1.1	I2C Standard/Fast Mode Interface Characteristics12
5.1.2	I2C Fast Mode Plus Interface Characteristics13
5.1.3	Electrical Characteristics14
5.1.4	DC Electrical Characteristics14
5.1.5	AC Electrical Characteristics14
5.1.6	Start-Up of I2C Interface15
5.1.6.	· · · · · · · · · · · · · · · · · · ·
5.1.6.	
6	Connecting to Host
6.1	OPTIGA™ Trust X Host Software Architecture18
6.2	Release Package Folder Structure18
6.3	Host Software Folder Structure19
6.4	Porting Notes
6.5	Communication with OPTIGA™ Trust X21
6.6	Reference code on XMC4500 for communicating with OPTIGA™ Trust X
7	OPTIGA™ Trust X Commands
8	Security Monitor
8.1	Security Events
8.2	Security Policy27
9	RoHS Compliance
10	Appendix A – Infineon I2C Protocol Registry Map
10.1	IFX I2C Protocol Variations
11	Appendix B – Power Management
11.1	Low Power Sleep Mode
Revis	ion history



1 Introduction

As embedded systems (e.g. IoT devices) are increasingly gaining the attention of attackers, Infineon offers the OPTIGA[™] Trust X as a turnkey security solution for industrial automation systems, smart homes, consumer devices and medical devices. This high-end security controller comes with full system integration support for easy and cost-effective deployment of high-end security for your assets.

1.1 Broad range of benefits

Integrated into your device, the OPTIGA[™] Trust X supports protection of your brand and business case, differentiates your product from your competitors, and adds value to your product, making it stronger against cyberattacks.

1.2 Enhanced security

The OPTIGA[™] Trust X is based on advanced security controller with built-in tamper proof NVM for secure storage and Symmetric/Asymmetric crypto engine to support ECC 256, AES-128 and SHA-256. This new security technology greatly enhances your overall system security.

1.3 Fast and easy integration

The turnkey setup – with full system integration and all key/certificate material preprogrammed – reduces your efforts for design, integration and deployment to a minimum. As a turnkey solution, the OPTIGA™ Trust X comes with preprogrammed OS/Application code locked and with host-side modules to integrate with host micro controller software. The extended temperature range of -40°C to +105°C combined with a standardized I2C interface and the small PG-USON-10-2 footprint will facilitate onboarding in your existing ecosystem. Almost 30 years in a market-leading position with nearly 20 billion security controllers shipped worldwide are the result of Infineon's strong expertise and its commitment to make security a success factor for you.

1.4 Applications

The OPTIGA™ Trust X covers a broad range of use cases necessary for many types of applications that include the following:

- a) Network node protection such as TLS or DTLS
- b) Protect the Authenticity, Integrity and Confidentiality of your product, data and IP
- c) Mutual Authentication
- d) Secure Communication
- e) Datastore Protection
- f) Lifecycle Management
- g) Platform Integrity Protection
- h) Secure Updates

1.5 Device Features

The OPTIGATM Trust X comes with upto 10kB user memory that can be used to store X.509 certificates. OPTIGATM Trust X is based on Common Criteria Certified EAL6+ (high) hardware enabling it to prevent physical attacks on the device itself and providing high assurance that the keys or arbitrary data stored cannot be accessed by an unauthorized entity. OPTIGATM Trust X supports a highspeed I₂C communication interface of up to 1MHz (FM+).

OPTIGA™ Trust X Datasheet Introduction



Table 1 Products Description **Temperature range** Package Type -25°C to +85°C Standard PG-USON-10-2 OPTIGA[™] Trust Embedded security solution Temperature Range (STR) Х for connected devices SLS 32AIA020X4 OPTIGA[™] Trust Embedded security solution -40°C to +105°C Extended PG-USON-10-2 Temperature Range (ETR) Х for connected devices SLS 32AIA020X2 **Evaluation Kit** Includes host micro controller connected to Board OPTIGA[™] Trust X with USB/Ethernet adapters to connect to external world which enables you to evaluate OPTIGA™ Trust X features and start the Design-In activity

Infineon and its distribution partners offer a wide range of customization options (e.g. X.509 certificate generation and key provisioning) for the security chip.

Table 2 Abbreviat	tions
Abbreviation	Definition
AES	Advanced Encryption Standard
API	Application Programming Interface
AUTH	Authentication
CA	Certification Authority
DTLS	Datagram Transport Layer Security
DRNG	Deterministic Random Number Generator
EAL	Evaluation Assurance Level
ECC	Elliptic Curve Cryptography
ECDH	Elliptic Curve Diffie Hellman
ECDSA	Elliptic Curve Digital Signature Algorithm
ETR	Extended Temperature Range
IETF	Internet Engineering Task Force
ЮТ	Internet of Things
IP	Intellectual Property
I2C	Inter-Integrated Circuit
NIST	National Institute of Standards and Technology
OCP	OPTIGA [™] Crypto and Protected Communication
OS	Operating System
PAL	Platform Abstraction Layer
РКІ	Public Key Infrastructure
RFC	Request For Comments
TLS	Transport Layer Security

OPTIGA™ Trust X Datasheet Introduction




Abbreviation	Definition		
TRNG	True Random Number Generator		
SHA	Secure Hash Algorithm		
SKU	Stock Keeping Unit		
STR	Standard Temperature Range		
USB	Universal Synchronous Bus		



2 System Block Diagram

The following figure depicts the system block diagram for OPTIGA[™] Trust X.





The System Block Diagram is explained below for each layer.

- 1. Local Host
 - Application This is the target application which utilizes OPTIGA™ Trust X for its security needs
 - DTLS DTLS client aka. OCP Library provides APIs for performing Mutual Authentication and Encrypted Communication using OPTIGA™ Trust X
 - AUTH Authentication aka. Integration Library provides APIs for performing One Way Authentication for Brand Protection and IP Protection using OPTIGA[™] Trust X
 - Command Library Provides APIs to send and receive commands to and from OPTIGA[™] Trust X. Any TLS stack can be integrated to offload crypto operations to OPTIGA[™] Trust X via this Command Library.
 - Crypto Lib Wrapper Provides wrapper APIs for Third Party crypto library, mainly used in One Way Authentication
 - o Crypto Library External cryptographic software which is used for One Way Authentication
 - o OPTIGA Comms Provides wrapper APIs for communication with OPTIGA™ Trust X
 - O Infineon I2C Protocol Infineon protocol over I2C (IFX I2C) to communicate with OPTIGA™ Trust X
 - PAL A layer that abstracts platform specific drivers (e.g. i2c, timer, gpio, sockets etc.)

2. OPTIGA™ Trust X

- O Arbitrary Data Objects The target application can store upto 4.5kB (~4600 bytes) of data into OPTIGA™ Trust X
- X.509 Upto 4, X.509 based Certificates can be stored into OPTIGA™ Trust X
- Keys Upto 4, ECC based keys can be stored into OPTIGA™ Trust X
- Mutual Authentication Trust Anchor Customer PKI domain Trust Anchor for Mutual Authentication (TLS/DTLS) can be stored into OPTIGA™ Trust X



- Firmware Update Trust Anchor Customer PKI domain Trust Anchor for Firmware Updates can be stored into OPTIGA™ Trust X
- Crypto Functions OPTIGA™ Trust X provides cryptographic functions and protocols that can be invoked via local host
- Note: Unique ECC private keys and X.509 Certificates During production at Infineon fab, unique asymmetric keys (private and public) are generated. The public key is signed by customer specific CA and resulting X.509 certificate issued is securely stored on OPTIGA™ Trust X. Special measures are taken to prevent leakage and modification of private key at the Common Criteria Certified production site



3 Interface and Schematics

This section explains the schematics of the product and gives some recommendations as to how the controller should be externally connected.

3.1 System Integration Schematics

Figure 1 illustrates how to integrate OPTIGA[™] Trust X to your local host.




Figure 2 System Integration Schematic Diagram

Note: Value of the pullup resistors depends on the target application circuit and the targeted I2C frequency.



4 Description of packages

This chapter provides information on the package types and how the interfaces of each product are assigned to the package pins. For further information on compliance of the packages with European Parliament Directives, see "RoHS Compliance" on Page 28.

For details and recommendations regarding the assembly of packages on PCBs, please see the following: <u>http://www.infineon.com/cms/en/product/technology/packages/</u>

4.1 PG-USON-10-2

The package dimensions (in mm) of the controller in PG-USON-10-2 packages are given below.





Figure 3 PG-USON-10-2 Package Outline

The following figure shows the footprint of the PG-USON-10-2 package:





The figure below shows the PG-USON-10-2 in top view:

Datasheet

OPTIGA™ Trust X Datasheet



Description of packages




Figure 5 PG-USON-10-2 top view

Production sample marking pattern 4.2

The following figure describes the productive sample marking pattern on PG-USON-10-2.




Figure 6 PG-USON-10-2 sample marking pattern

The black dot indicates pin o1 for the chip. The following table describes the sample marking pattern:

Indicator	Description
LOT CODE	Defined and inserted during fabrication
ZZ	Indicates the Certifying Authority Serial Number / SKU#, e.g. "oo" would mean "SKU#o"
H/E	H = "Halogen-free", E = "Engineering samples" This indicator is followed by "YYWW", where YY is the "Year" and WW is the "Work Week" of the production. This is inserted during fabrication. Engineering samples have "E YYWW" and productive samples have "H YYWW"

Table 3	Marking table for PG-USON-10-2 Packages



Indicator	Description
12345	Convention: T&#\$@</td></tr><tr><td></td><td>where:</td></tr><tr><td></td><td>The letter "T" indicates the OPTIGA Trust family</td></tr><tr><td></td><td>• & indicates whether the product is a Trust X or Trust E controller</td></tr><tr><td></td><td>• # indicates whether the controller is an ETR (E) or STR (S) variant</td></tr><tr><td></td><td>• \$ specifies the OPTIGA™ Trust X/E release version number</td></tr><tr><td></td><td>@ specifies the software version</td></tr><tr><td></td><td>Example: "TXE10" means 'OPTIGA™ Trust X', 'ETR variant', 'release version 1', 'software version 0'</td></tr></tbody></table>

The contacts and their functionality are given in the table below.

Table 4	Contact Definitions and Functions of PG-U	SON-10-2 Packages
Pin	Туре	Function
01	GND	Supply voltage (Ground)
02	NC	Not connected
03	I/O	Serial Data Line (SDA)
04	NC	Not connected
05	NC	Not connected
06	NC	Not connected
07	NC	Not connected
08	I/O	Serial Clock Line (SCL)
09	IN	Active Low Reset (RST)
10	PWR	Supply voltage (V _{CC})



5 Technical Data

This section summarizes the technical data of the product. It provides the operational characteristics as well as the electrical DC and AC characteristics.

5.1 I2C Interface Characteristics

Table 5 I2C Operation Supply and Input Voltages Note or Test Condition Parameter Symbol Values Unit Min. Max. Typ. V Supply voltage $V_{CC_{l2C}}$ 1.62 5.5 _ SDA, SCL input -0.3 $V_{CC_{12}C}$ + 0.5 or V is in the VIN I2C V_{CC I2C} voltage 5.5¹ operational supply range V $V_{CC \mid 2C}$ is switched off -0.3 5.5 _

1) Whichever is lower

5.1.1 I2C Standard/Fast Mode Interface Characteristics

For operation of the I₂C interface, the electrical characteristics are compliant with the I²C bus specification Rev. 4 for "standard-mode" (f_{SCL} up to 100 kHz) and "fast-mode" (f_{SCL} up to 400 kHz), with certain deviations as stated in the table below.

Note: T_A as given for the operating temperature range of the controller unless otherwise stated.

Table 6 I2C Standard Mode Interface Characteristics

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
SCL clock frequency	f _{SCL}	0	-	100	kHz	
Input low-level	V _{IL}	-0.3	_	0.3 * V _{CC_l2C}	V	
Low-level output voltage	V _{OL1}	0	-	0.4	V	Sink current 3 mA; $V_{CC_{12C}} \ge 2.7 V$ Sink current 2 mA; $V_{CC_{12C}} < 2.7 V$
Low-level output current	I _{OL}	3 2	-	-	mA	$V_{OL} = 0.4 V;$ $V_{CC_{12}C} \ge 2.7 V$ $V_{OL} = 0.4 V; V_{CC_{12}C} <$ 2.7 V
Output fall time from V_{IHmin} to V_{ILmax} (at device pin)	t _{of}	-	-	250	ns	$C_b \le 400 \text{ pF};$ $V_{CC_{12C}} \ge 2.7 \text{ V}$ $C_b \le 200 \text{ pF};$ $V_{CC_{12C}} < 2.7 \text{ V}$
Capacitive load for each bus line	C _b	-	-	400 200	pF	$V_{CC_{12C}} \ge 2.7 V$ $V_{CC_{12C}} < 2.7 V$



Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
SCL clock frequency	f_{SCL}	0	-	400	kHz	
Input low-level	V _{IL}	-0.3	-	0.3 * V _{CC_l2C}	V	
Low-level output voltage	V _{OL1}	0	-	0.4	V	Sink current 3 mA; $V_{CC_{12C}} \ge 2.7 V$ Sink current 2 mA; $V_{CC_{12C}} < 2.7 V$
Low-level output current	I _{OL}	3 2	-	-	mA	$V_{OL} = 0.4 V;$ $V_{CC_{12C}} \ge 2.7 V$ $V_{OL} = 0.4 V; V_{CC_{12C}} <$ 2.7 V
Output fall time from V_{IHmin} to V_{ILmax} (at device pin)	t _{of}	20 * V _{CC_l2C} / 5.5 V ¹	-	250	ns	$C_b \le 400 \text{ pF};$ $V_{CC_{12}C} \ge 2.7 \text{ V}$ $C_b \le 200 \text{ pF};$ $V_{CC_{12}C} < 2.7 \text{ V}$
Capacitive load for each bus line	C _b	15 ²	-	400 200	pF	$V_{CC_{12C}} \ge 2.7 V$ $V_{CC_{12C}} \le 2.7 V$

Table 7 I2C Fast Mode Interface Characteristics

1) A min. capacitive load is necessary to reach t_{OF}

2) A min. capacitive load is necessary to reach t_{fmin}

5.1.2 I2C Fast Mode Plus Interface Characteristics

For operation of the I₂C interface, the electrical characteristics are compliant with the I²C bus specification Rev. 4 for "fast mode plus" (f_{SCL} up to 1 MHz), with certain deviations as stated in the table below.

Note: T_A as given for the operating temperature range of the controller unless otherwise stated.

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
SCL clock frequency	f_{SCL}	0	-	1000	kHz	
Input low-level	V _{IL}	-0.3	-	0.3 * V _{CC_l2C}	V	
Low-level output voltage	V _{OL1}	0	-	0.4	V	Sink current 3 mA; $V_{CC_{12C}} \ge 2.7 V$ Sink current 2 mA; $V_{CC_{12C}} < 2.7 V$
Low-level output current	I _{OL}	3 2	-	-	mA	$V_{OL} = 0.4 V;$ $V_{CC_{12C}} \ge 2.7 V$ $V_{OL} = 0.4 V; V_{CC_{12C}} <$ 2.7 V
Output fall time from V _{IHmin} to V _{ILmax} (at device pin)	t _{OF}	20 * $V_{CC_{12C}}/$ 5.5 V ¹	-	120	ns	C _b ≤ 150 pF

Table 8 I2C Fast Mode Plus Interface Characteristics

OPTIGA™ Trust X Datasheet Technical Data



Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Capacitive load for each bus line	C _b	15 ¹	-	150	pF	

1) A min. capacitive load is necessary to reach $t_{\mbox{\scriptsize OF}}$

5.1.3 Electrical Characteristics

Note: T_A as given for the operating temperature range of the controller unless otherwise stated. All currents flowing into the controller are considered positive.

5.1.4 DC Electrical Characteristics

T_A as given for the controller's operating ambient temperature range unless otherwise stated. All currents flowing into the controller are considered positive.

Parameter	Symbol	Values			Unit	Note or Test Condition	
		Min.	Тур.	Max.			
Supply voltage	V _{cc}	1.62	-	5.5	V	Overall functional range	
	V _{CC_l2C}	1.62	-	5.5	V	Supply voltage range for operation of I2C	
Supply current ¹	I _{CCAVG}	-	20.0	-	mA	While running a typical authentication profile T _A = 25°C; V _{CC} = 5.0 V	
Supply current, in <i>sleep</i> mode	I _{CCS3}	-	70	100	μA	$T_{A} = 25^{\circ}C$; $V_{CC_{12}C} = 3.3 V_{CC_{12}C}$ l2C ready for operation (no bus activity), al other inputs at V_{CC} , no other interface activity	
RST input low voltage	VIL	-0.3	-	0.2 * V _{CC}	V	I _{IL} = -50 μA to +20 μA	
RST input high voltage	V _{IH}	0.7 * V _{CC}	-	V _{CC} + 0.3	V	I _{IL} = -50 μA to +20 μA	

Table 9 Electrical Characteristics

1) Supply current can be limited from 6mA to 15mA by software commands.

5.1.5 AC Electrical Characteristics

T_A as given for the controller's operating ambient temperature range unless otherwise stated.

All currents flowing into the controller are considered positive.

Table 10 AC Characteristics

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
V _{cc} rampup time	t _{VCCR}	1	-	1000	μs	400 mV to 90% of V_{CC}
						target voltage ramp



The V_{CC} ramp is depicted in Figure 7. 90% of the target supply voltage must be reached within t_{VCCR} after it has exceeded 400 mV. Moreover, its variation must be kept within a ±10% range.




Figure 7 V_{cc} Rampup

5.1.6 Start-Up of I2C Interface

There are 2 variants possible for performing the startup procedure:

- Startup after power-on
- Startup for warm resets

5.1.6.1 Startup after Power-On

The activation of the I₂C interface after power-on needs the following reset procedure.

- VCC is powered up and the state of the SDA and SCL line are set to high level during power-up
- The first transmission may start at the earliest t_{STARTUP} after power-up of the device

The following figure shows the startup timing of the I₂C interface for this case.

OPTIGA™ Trust X Datasheet



Technical Data






Table 11 Startup of I2C Interface After Power-On

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Startup time	t _{startup}	10			ms	

5.1.6.2 Startup for Warm Resets

When using the reset signal for triggering a warm reset after power-on, the activation of the I2C interface needs the following reset procedure

- VCC remains powered up. •
- The terminal stops I2C communication. SDA and SCL lines are set to high level before RST is set to low level. •
- After its falling edge, RST has to be kept at low level for at least t1. At the latest t2 after the falling edge of • RST, the terminal must set RST to high level.
- The first transmission may start at the earliest t_{STARTUP} after the rising edge of RST

The following figure shows the timing for this startup case.

OPTIGA™ Trust X Datasheet Technical Data






Figure 9

Startup of I₂C Interface for Warm Resets

Note: If NVM programming was requested prior to the reset, t_{STARTUP} will be extended from a typical value of 10 ms to a maximum of 12 ms.

Table 12	Startup of I2C Interface for Warm Resets ¹

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Startup time	t _{startup}	10			ms	
Rise time	t _R			1	μs	From 10% to 90% of signal amplitude
Fall time	t _F			1	μs	From 10% to 90% of signal amplitude
Reset detection	t1	10			μs	
Reset low		10		2500	μs	

1) Reset triggered by software (without power off/on cycle)



6 Connecting to Host

6.1 OPTIGA[™] Trust X Host Software Architecture

In Figure 1 the System Block Diagram was explained which covered the OPTIGA[™] Trust X Host Library layers. In following sections, we will cover how to communicate with OPTIGA[™] Trust X using I₂C.




Figure 10 OPTIGA™ Trust X Host Software Architecture

6.2 Release Package Folder Structure

The following figure shows the release package structure when OPTIGA[™] Trust X is installed/extracted on PC.




Figure 11 Release Package Folder Structure

OPTIGA[™] Trust X Datasheet Connecting to Host



- 1. <INSTALLDIR> is the root directory to which the release contents are installed or extracted. The content of each subdirectory under installed directory <INSTALLDIR> is explained below.
- 2. CACertificates

This directory contains OPTIGA[™] Trust X Test and Productive Trust-Anchor/CA certificates.

3. DemoUI

This directory contains binaries and Demo UI Application for OPTIGA™ Trust X.

4. Documentation

This directory contains all common OPTIGA™ Trust X documentation.

5. Host

This directory contains source files, header files, binaries, documents, API as compiled help (CHM) and sample application for OPTIGA[™] Trust X Host Software.

6. PC

This directory contains source files, header files, binaries and sample application for OPTIGA™ Trust X PC Software.

7. TestServer

This directory contains Sample Test Server Application and Test certificates required for DTLS client feature demonstration

6.3 Host Software Folder Structure

The following figure shows the Host Software folder structure when OPTIGA™ Trust X is installed on PC.




Figure 12 Host Software Folder Structure

1. Bin

This directory contains prebuilt binaries for Eval Kit based on XMC4500 Relax Kit v1 that communicates with OPTIGA™ Trust X.

2. Documentation

OPTIGA[™] Trust X Datasheet Connecting to Host



This directory contains documentation outlining software for Eval Kit based on XMC4500 Relax Kit v1.

3. Projects

This directory contains project files for Eval Kit based on XMC4500 Relax Kit v1.

4. Source

This directory contains all source files for OPTIGA[™] Trust X Host Software Library.

Further the following figure elaborates the Host Software source folder structure.




Figure 13 Host Source Folder Structure

- 1. auth This folder contains sources for One Way Authentication which are platform independent. The layer is also known as Integration Library.
- 2. cmd This folder contains sources for all OPTIGA[™] Trust X commands which are platform independent.
- 3. common This folder contains sources that are common for all functionality (e.g. utilities).
- 4. cryptolib This folder contains binaries for crypto library wrapper which is platform independent.
- 5. dtls This folder contains sources for Mutual Authentication and Encrypted Communication using DTLS client, which are platform independent. The layer is also known as OCP Library.
- 6. ifx_i2c This folder contains sources for Infineon protocol over I2C (aka IFX I2C).

Datasheet



- 7. include This folder contains header files for all Host Software.
- 8. pal This folder contains all the platform dependent code.
- 9. transparent_channel This folder contains transparent channel communication mainly used for Eval Kit.

6.4 Porting Notes

The Platform Abstraction Layer (PAL) APIs have to be updated to integrate the OPTIGA[™] Trust X host libraries in the local host target platform.

The PAL reference code for the XMC4500 Relax kit is provided as part of package which can be used. The implementation can be referred in *"<INSTALLDIR>/Host/Source/pal/xmc4500"* and the header files are available in *"<INSTALLDIR>/Host/Source/Include"* with the required APIs used by upper layers. The header files are platform agnostic and would not require any change.

6.5 Communication with OPTIGA[™] Trust X

The hardware/platform resource configuration with respect to I2C master and GPIOs (Vdd and Reset) are to be updated in *pal_ifx_i2c_config.c*. These configurations are used by the IFX I2C implementation to communicate with OPTIGATM Trust X.

1. Update I2C master platform specific context[e.g. (void*)&i2c_master_o]

001	/**
002	* \brief PAL I2C configuration for OPTIGA
003	*/
004	pal_i2c_t optiga_pal_i2c_context_0 =
005	{
006	<pre>/// Pointer to I2C master platform specific context</pre>
007	(void*)&i2c master_0,
008	/// Slave address
009	0x30,
010	/// Upper layer context
011	NULL,
012	/// Callback event handler
013	NULL
014	};

2. Update platform specific context for GPIOs (Vdd and Reset) [e.g. (void*)&pin_3_4]

```
001
            /**
             * \brief Vdd pin configuration for OPTIGA
002
            */
003
004
            pal gpio t optiga vdd 0 =
005
            {
006
                 // Platform specific GPIO context for the pin used to toggle Vdd
007
                 (void*)&pin 3 4
800
            };
009
            /**
010
011
             * \brief Reset pin configuration for OPTIGA
            */
012
013
            pal_gpio_t optiga reset 0 =
014
            {
015
                 // Platform specific GPIO context for the pin used to toggle Reset
016
                 (void*)&pin 3 3
017
            };
```

3. Update PAL I₂C APIs [*pal_i2c.c*] to communicate with OPTIGA[™] Trust X



The pal_i2c is expected to provide the APIs for I2C driver initialization, de-initialization, read, write and set bitrate kind of operations

- a) *pal_i2c_init*
- b) pal_i2c_deinit
- c) pal_i2c_read
- d) pal_i2c_write
- e) pal_i2c_set_bitrate

In few target platforms, the I2C master driver initialization (*pal_i2c_init*) is done during the platform start up. In such an environment, there is no need to implement *pal_i2c_init* and *pal_i2c_deinit* functions. Otherwise, these (*pal_i2c_init* & *pal_i2c_deinit*) functions must be implemented as per the upper layer expectations based on the need. The details of these expectations are available in the Host library API documentation (chm).

The reference implementation of PAL I2C based on XMC4500 Relax kit does not need to have the platform I2C driver initialization explicitly done as part of *pal_i2c_init* as it is taken care by the DAVE library initialization. Hence *pal_i2c_init* & *pal_i2c_deinit* are not implemented.

In addition to the above specified APIs, the PAL I2C must handle the events from the low level I2C driver and invoke the upper layer handlers registered with PAL I2C context for the respective transaction as shown in the below example.

```
001 //I2C driver callback function when the transmit is completed successfully
002 void i2c_master_end_of_transmit_callback(void)
003 {
004 invoke_upper_layer_callback(gp_pal_i2c_current_ctx,
005 (uint8_t)PAL_I2C_EVENT_TX_SUCCESS);
006 }
```

In above example the I2C driver callback, when transmit is successful invokes the handler to inform the result.

- 4. Update PAL GPIO [*pal_gpio.c*] to power on and reset the OPTIGA[™] Trust X
 - a) pal_gpio_set_highb) pal_gpio_set_low
 - b) pai_gpio_set_iow
- 5. Update PAL Timer [pal_os_timer.c] to enable timera) pal_os_timer_get_time_in_milliseconds
 - b) pal_os_timer_delay_in_milliseconds
- 6. Update Event management for the asynchronous interactions for IFX I2C [pal_os_event.c]
 - a) pal_os_event_register_callback_oneshot
 - b) scheduler_timer_isr

The *pal_os_event_register_callback_oneshot* function is expected to register the handler and context provided as part of input parameters and triggers the timer for the requested time.

001	void pal os event register callback oneshot(
002	register_callback callback,
003	<pre>void* callback_args,</pre>
004	uint32_t time_us)
005	{
006	callback_registered = callback;
007	callback_ctx = callback_args;
800	
009	<pre>//linte{534} suppress "Return value is not required to be checked"</pre>
010	<pre>TIMER_SetTimeInterval(&scheduler_timer , (time_us*100));</pre>
011	

;

OPTIGA™ Trust X Datasheet



Connecting to Host

```
TIMER Start(&scheduler timer);
012
013
           }
```

And the handler registered must be invoked once the timer is elapsed as shown in scheduler_timer_isr

```
001
           void scheduler_timer_isr(void)
002
           {
003
               TIMER ClearEvent(&scheduler timer);
               //lint --e{534} suppress "Return value is not required to be checked"
004
005
               TIMER Stop(&scheduler timer);
               TIMER Clear(&scheduler timer);
006
007
800
               if (callback_registered)
009
               {
010
                    callback_registered((void*)callback_ctx);
011
               }
012
           }
```

```
Reference code on XMC4500 for communicating with OPTIGA<sup>™</sup> Trust X
6.6
```

001 002 003	<pre>static volatile uint32_t optiga_pal_event_status; extern void ifx_i2c_pl_pal_event_handler(</pre>
004	void optiga pal i2c event handler (
005	void* upper layer ctx,
006	uint8 t event);
007	
008	pal i2c t optiga pal i2c context 0 =
009	{
010	/// Pointer to I2C master context
011	(void*)&i2c master 0,
012	/// Slave address
012	0x30,
013	•
	/// Upper layer context
015 016	NULL,
	/// Callback event handler
017	pal_i2c_slave_1_event_handler
018	};
019 020	// Pal optiga slave 1 event handler
020	void optiga pal i2c event handler(
021	
	<pre>void* upper_layer_ctx, uint% t ouent)</pre>
023 024	uint8_t event)
025 026	<pre>optiga_pal_event_status = event;</pre>
028	}
027	/* Euroption to wordfor ICC communication*/
020	/* Function to verify I2C communication*/
029	pal_status_t test_optiga_communication(void)
031	<pre>pal_status_t pal_return_status; </pre>
032	<pre>uint8_t data_buffer[10] = {0x82};</pre>
033	uint16_t data_length =1;
034	
035	// Set callback handler for i2c
036	optiga_pal_i2c_context_0.upper_layer_event_handler
atachaat	

OPTIGA[™] Trust X Datasheet Connecting to Host



037 = optiga pal i2c event handler; 038 039 // Send 0x82 command to slave to check the state 040 optiga pal event status = PAL I2C EVENT BUSY; 041 042 do 043 { 044 pal return status = 045 pal i2c write(&optiga pal i2c context 0, 046 data buffer, data length); 047 if (pal return status == PAL STATUS FAILURE) 048 { 049 break; 050 } 051 052 // Wait until slave completes write operation 053 while (optiga pal event status != } 054 PAL I2C EVENT TX SUCCESS); 055 056 optiga pal event status = PAL I2C EVENT BUSY; 057 058 data length = 4;059 // Read the response for 0x82 command 060 do 061 { 062 pal return status = 063 pal i2c read(&optiga pal i2c context 0 , 064 data buffer , 065 data length); 066 if (pal return status == PAL STATUS FAILURE) 067 { 068 break; 069 } 070 // Wait until slave completes read operation 071 } while (optiga pal event status != 072 PAL I2C EVENT RX SUCCESS); 073 074 return pal return status; 075 } 076 077 078 079 * Main Function 080 081 082 /** 083 084 * This function is the entry point of sample. 085 * 086 * \retval 087 * 0 on success 880 * 1 on failure */ 089 090 int32 t main(Void) 091 { 092 DAVE STATUS t status;

OPTIGA™ Trust X Datasheet Connecting to Host



093 094	<pre>pal_status_t pal_return_status;</pre>
095	<pre>// Initialize your host code here (e.g. timers etc)</pre>
096	// Initialisation of DAVE Apps for XMC4500
097	<pre>status = DAVE Init();</pre>
098	_
099	// Stop if DAVE init fails
100	if (status == DAVE_STATUS_FAILURE)
101	{
102	while (1U)
103	{ ; }
104	}
105	
106	<pre>pal_return_status = test_optiga_communication();</pre>
107	
108	<pre>return pal_return_status;</pre>
109	}



7 OPTIGA[™] Trust X Commands

This section provides short description of OPTIGA™ Trust X commands and mapping of these commands w.r.t Use Cases.

Table 13 OPTIGA™ Trust X command table

Command Name	Description
GetDataObject	Command to get (read) a data object
SetDataObject	Command to set (write) a data object
GetRandom	Command to generate a random stream
SetAuthScheme	Command to set the authentication scheme which gets used
	subsequently
GetAuthMsg	Command to get (receive from OPTIGA™ Trust X) an authentication
	message
SetAuthMsg	Command to set (send to OPTIGA™ Trust X) an authentication
	message
ProcUpLinkMsg	Command to process an up-link message for DTLS(receive from
	OPTIGA™ Trust X)
ProcDownLinkMsg	Command to process a down-link message for DTLS (send to
	OPTIGA™ Trust X)
CalcHash	Command to calculate a Hash
CalcSign	Command to calculate a signature
VerifySign	Command to verify a signature
CalcSSec	Command to execute a Diffie-Hellmann key agreement
DeriveKey	Command to derive keys
GenKeyPair	Command to generate public/private key pairs
OpenApplication	Command to launch an application

Table 14 Mapping of OPTIGA[™] Trust X command with Use cases

Use Case	OPTIGA™ Trust X commands used	
Mutual Authentication using DTLS	SetAuthScheme, ProcUpLinkMsg & ProcDownLinkMsg	
One Way Authentication	GetRandom, GetDataObject, SetAuthScheme, SetAuthMsg &	
	GetAuthMsg	
Crypto Toolbox	GetRandom, SetAuthScheme, SetAuthMsg, GetAuthMsg, CalcHash,	
	CalcSign, VerifySign, CalcSSec, DeriveKey, GenKeyPair	
Read General Purpose Data	GetDataObject	
Write General Purpose Data	SetDataObject	



8 Security Monitor

The Security Monitor is a central component which enforces the security policy of the OPTIGA[™] Trust X. It consumes security events sent by security aware parts of the OPTIGA[™] Trust X embedded SW and takes actions accordingly

8.1 Security Events

The following table provides the definition of not permitted security events considered by the OPTIGA™ Trust X implementation.

Event	Description
Decryption Failure	This event occurs in case a decryption and/ or integrity check of provided data lead to an integrity failure.
Private Key Use	This event occurs in case the internal services are going to use an OPTIGA [™] Trust X hosted private key.
Suspect System Behavior	This event occurs in case the embedded software detects inconsistencies with the expected behavior of the system. Those inconsistencies might be redundant information which doesn't fit to their counterpart.

Table 15 Security Events

8.2 Security Policy

Security Monitor judges the notified security events regarding the number of occurrence over time and in case those violate the permitted usage profile of the system takes actions to throttle down the performance and thus the possible frequency of attacks.

The permitted usage profile is defined as:

- 1. One protected operation (refer to Table 15) events per t_{max} period.
- 2. A Suspect System Behavior event is never permitted and will cause setting the SEC to its maximum.
- 3. t_{max} is set to 5 seconds (± 5%).

With other words it must not allow more than one out of the protected operations per t_{max} period (worst case, ref to bullet 1. above). This condition must be stable, at least after 500 uninterrupted executions of protected operations.

For more information, please refer to Solution Reference Manual document available as part of the package.



9 RoHS Compliance

On January 27, 2003 the European Parliament and the council adopted the directives:

- 2002/95/EC on the Restriction of the use of certain Hazardous Substances in electrical and electronic equipment ("RoHS")
- 2002/96/EC on Waste Electrical and Electrical and Electronic Equipment ("WEEE")

Some of these restricted (lead) or recycling-relevant (brominated flame retardants) substances are currently found in the terminations (e.g. lead finish, bumps, balls) and substrate materials or mold compounds.

The European Union has finalized the Directives. It is the member states' task to convert these Directives into national laws. Most national laws are available, some member states have extended timelines for implementation. The laws arising from these Directives have come into force in 2006 or 2007.

The electro and electronic industry has to eliminate lead and other hazardous materials from their products. In addition, discussions are on-going with regard to the separate recycling of ceratin materials, e.g. plastic containing brominated flame retardants.

Infineon Technologies is fully committed to giving its customers maximum support in their efforts to convert to lead-free and halogen-free¹ products. For this reason, Infineon Technologies' "Green Products" are ROHS-compliant.

Since all hazardous substances have been removed, Infineon Technologies calls its lead-free and halogen-free semiconductor packages "green." Details on Infineon Technologies' definition and upper limits for the restricted materials can be found here.

The assembly process of our high-technology semiconductor chips is an integral part of our quality strategy. Accordingly, we will accurately evaluate and test alternative materials in order to replace lead and halogen so that we end up with the same or higher quality standards for our products.

The use of lead-free solders for board assembly results in higher process temperatures and increased requirements for the heat resistivity of semiconductor packages. This issue is addressed by Infineon Technologies by a new classification of the Moisture Sensitivity Level (MSL). In a first step the existing products have been classified according to the new requirements.



¹Any material used by Infineon Technologies is PBB and PBDE-free. Plastic containing brominated flame retardants, as mentioned in the WEEE directive, will be replaced if technically/economically beneficial.



10 Appendix A – Infineon I2C Protocol Registry Map

OPTIGA[™] Trust X supports IFX I2C v1.65 and is implemented as I2C slave, which uses different address locations for status, control and data communication registers. These registers with description are outlined below in the following table.

Register Name Address		Size in Bytes	Description	Master Access	
ox8o	DATA	DATA_REG_LE N	This is the location where data shall be read from or written to the I2C slave	Read / Write	
0x81	DATA_REG_LEN	2	This register holds the maximum data register (Addr ox8o) length. The allowed values are oxoo10 up to oxFFFF. After writing the new data register length it becomes effective with the next l2C master access. However, in case the slave could not accept the new length it indicates its maximum possible length within this register. Therefore it is recommended to read the value back after writing it to be sure the l2C slave did accept the new value. Note: the value of MAX_PACKET_SIZE is derived from this value or vice versa (MAX_PACKET_SIZE= DATA_REG_LEN-5)	Read / Write	
ox82	I2C_STATE	4	Bits 31:24 of this register provides the I2C state in regards to the supported features (e.g. clock stretching) and whether the device is busy executing a command and/or ready to return a response etc. Bits 15:0 defining the length of the response data block at the physical layer.	Read only	
ox83	BASE_ADDR	2	This register holds the I2C base address as specified by Table 17. If not differently defined by a particular project the default value at reset is 0x20. After writing a different address the new address become effective with the next I2C master access. In case the bit 15 is set in addition to the new address (bit 6:0) it becomes the new default address at reset (persistent storage).	Write only	
ox84	MAX_SCL_FREQU	4	This register holds the maximum clock frequency in KHz supported by the I2C slave. The value gets adjusted to the register I2C_Mode setting. Fast Mode (Fm): The allowed values are 50 up to 400. Fast Mode (Fm+): The allowed values are 50 up to 1000.	Read	
ox85	GUARD_TIME ¹	4	For details refer to Table 20	Read only	
ox86	TRANS_TIMEOUT ¹	4	For details refer to Table 20	Read only	

Table 16IFX I2C Registry Map Table

¹ In case the register returns oxFFFFFFF the register is not supported and the default values specified in Table 'List of protocol variations' shall be applied.

OPTIGA[™] Trust X Datasheet



Appendix A – Infineon I2C Protocol Registry Map

Register Address	Name	Size in Bytes	Description	Master Access
ox88	SOFT_RESET	2	Writing to this register will cause a device reset. This feature is optional	Write only
ox89	I2C_MODE	2	This register holds the current I2C Mode as defined by Table 18. The default mode is SM & FM (011B).	Read / Write

Table 17 Definition of BASE_ADDR

Fields	Bits	Value	Description				
DEF_ADDR	15	0	Volatile address setting by bit 6:o, lost after reset.				
		1	Persistent address setting by bit 6:0, becoming default after reset.				
BASE_ADDR	6:0	oxoo-ox7F	I ² C base address specified by Table 16				

15	14	13	12	11	10	9	8
DEF_ADDR				RFU			
7	6	5	4	3	2	1	0
RFU				BASE_ADDR			

15	14	13	12	11	10	9	8
DEF_MODE	RFU						
7	6	5	4	3	2	1	0
		RFU			Mode		

Table 18Definition of I2C_MODE

Fields	Bits	Value	Description
DEF_MODE	15	0 1	Volatile mode setting by bit 2:0, lost after reset. Persistent mode setting by bit 2:0, becoming default after reset. This bit is always read as 0.
MODE ²	2:0	001 010 011 100 other values	Sm Fm SM & Fm (fab out default) Fm+ not valid; writing will be ignored

¹ In case the register returns oxFFFFFFF the register and its functionality is not supported

² This mode defines the adherence of the bus signals to the electrical characteristics according standard I₂C bus specification

OPTIGA™ Trust X Datasheet



Appendix A – Infineon I2C Protocol Registry Map

31	30	29	28	27	26	25	24	
BUSY	RESP_RDY	RFU		SOFT_RESET	CONT_READ	REP_START	CLK_STRETCHING	
23	22	21	20	19	18	17	16	
	RFU							
15-0								
Length of data block to be read								

Table 19Definition of I2C_STATE

Field	Bit(s)	Value	Description
BUSY	31	0	Device is not busy
	_	1	Device is busy executing a command
RESP_RDY	30	0	Device is not ready to return a response
		1	Device is ready to return a response
SOFT_RESET	27	0	SOFT_RESET not supported
		1	SOFT_RESET supported
CONT_READ	26	0	Continue Read not supported
		1	Continue Read supported
REP_START	25	0	Repeated start not supported
		1	Repeated start supported
CLK_STRETCHING	24	0	Clock stretching not supported
		1	Clock stretching supported


10.1 IFX I2C Protocol Variations

To fit best to application specific requirements the protocol might be tailored by specifying a couple of parameters which is described in the following table.

Parameter	Default Value	Description		
MAX_PACKET_SIZE	0X110	Maximum packet size accepted by the receiver. The protocol limits this value to oxFFFF, but there might be project specific requirements to reduce the transport buffers size for the sake of less RAM footprint in the communication stack. If shortened, it could be statically defined or negotiated at the physical layer.		
WIN_SIZE	1	Window size of the sliding windows algorithm. The value could be 1 up to 2.		
MAX_NET_CHAN	1	Maximum number of network channels. The value could be 1 up to 16. One indicates the OSI Layer 3 is not used and the CHAN field of the PCTR must be set to 0000.		
CHAINING	TRUE	Chaining on the transport layer is supported (TRUE) or not (FALSE)		
TRANS_TIMEOUT	10 ms	(Re) transmission timeout specifies the number of milliseconds to be elapsed until the transmitter considers a frame transmission is lost and retransmits the non-acknowledged frame. The Timer gets started as soon as the complete frame is		

OPTIGA™ Trust X

Datasheet



Parameter	Default Value	Description
		transmitted. The value could be 1 up to 1000. However, as higher
		the number as longer does it take to recover from a frame
		transmission error.
		Note: The acknowledge timeout on the receiver side must be
		shorter than the retransmission timeout to avoid unnecessary
		frame repetitions.
TRANS_REPEAT	3	Number of transmissions to be repeated until the transmitter considers the connection is lost and starts a re-synchronization with the receiver. The value could be 1 up to 4.
BASE_ADDR	ox30	I2C (base) address. This address could be statically defined or
		dynamically negotiated by the physical layer. If not different
		specified the default value is ox30.
MAX_SCL_FREQU	1000 kHz	Maximum SCL clock frequency in kHz.
GUARD_TIME	50 µs	Minimum time to be elapsed at the I2C master measured from read data (STOP condition) until the next write data (Start condition) is allowed to happen.
		Note 1: For two consecutive accesses on the same device $GUARD_TIME$ re-specifies the value of t_{BUF} as specified by [l2Cbus]. Note 2: Even if another l2C address is accessed in between $GUARD_TIME$ has to be respected for two consecutive accesses on
		the same device.
SOFT_RESET		Any write attempt to the SOFT_RESET register will trigger a warm reset (reset w/o power cycle). This register is optional and its presence is indicated by the I2C_STATE register's "SOFT_RESET" flag.





11 Appendix B – Power Management

When operating, the power consumption of OPTIGA[™] Trust X is limited to meet the requirements regarding the power limitation set by the Host. The power limitation is implemented by utilizing the current limitation feature of the underlying hardware device in steps of 1mA from 6mA to 15 mA with a precision of ±5%.

11.1 Low Power Sleep Mode

The OPTIGA[™] Trust X automatically enters a low-power mode after a configurable delay. Once it has entered Sleep mode, the OPTIGA[™] Trust X resumes normal operation as soon as its address is detected on the I₂C bus. In case no command is sent to the OPTIGA[™] Trust X it behaves as shown in Figure 14.

- 1. As soon as the OPTIGA[™] Trust X is idle it starts to count down the "delay to sleep" time (tSDY).
- 2. In case this time elapses the device enters the "go to sleep" procedure.
- 3. The "go to sleep" procedure waits until all idle tasks are finished (e.g. counting down the SEC). In case all idle tasks are finished and no command is pending, the OPTIGA[™] Trust X enters sleep mode.




Figure 14 Go-to-Sleep Diagram



Revision history

Document version	Date of release	Description of changes
2.6	08.02.2019	Updated PG-USON10-2 foot print
2.5	31.01.2018	Feedback incorporation from all internal regions
2.4	11.01.2018	Feedback incorporation from all internal regions
2.3	01.01.2018	Feedback incorporation from all internal regions
2.2	12.12.2017	Feedback from all internal regions
2.1	23.06.2017	Updated Key features and Enhanced Security
2.0	08.06.2017	Updated Key features and Enhanced Security
1.4	22.02.2017	First version release
1.3		Internal review
1.2		Internal review
1.1		Internal review
1.0		Internal review