







2N5484, 2N5485, 2N5486 N-Channel JFET

Features

InterFET <u>N0026S Geometry</u>
 Low Noise: 4 nV/VHz Typical

Low Ciss: 4.3pF Typical
Low Leakage: 10pA Typical

RoHS Compliant

• SMT, TH, and Bare Die Package options.


Applications

• VHF/UHF Amplifiers

Description


The -25V InterFET 2N5484, 2N5485, and 2N5486 are targeted for low noise low leakage VHF/UHF amplifier designs. Gate leakages are typically less than 10pA at room temperatures.

SOT23 Top View





TO-92 Bottom View





Product Summary

	Parameters	2N5484 Min	2N5485 Min	2N5486 Min	Unit
BV _{GSS}	Gate to Source Breakdown Voltage	-25	-25	-25	V
I _{DSS}	Drain to Source Saturation Current	1	4	8	mA
$V_{GS(off)}$	Gate to Source Cutoff Voltage	-0.3	-0.5	-2	V
GFS	Forward Transconductance	2500	3000	3500	μS

Ordering Information Custom Part and Binning Options Available

Ordering information custom Part and Binning Options Available								
Part Number	Description	Case	Packaging					
2N5484; 2N5485; 2N5486	Through-Hole	TO-92	Bulk					
SMP5484; SMP5485; SMP5486	Surface Mount	SOT23	Bulk					
	7" Tape and Reel: Max 3,000 Pieces		Minimum 1,000 Pieces					
SMP5484TR; SMP5485TR; SMP5486TR	13" Tape and Reel: Max 9,000 Pieces	SOT23	Tape and Reel					
	Chip Orientated Tray							
2N5484COT; 2N5485COT; 2N5486COT	(COT Waffle Pack)	СОТ	400/Waffle Pack					
	Chip Face-up Tray							
2N5484CFT; 2N5485CFT; 2N5486CFT	(CFT Waffle Pack)	CFT	400/Waffle Pack					



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.









Electrical Characteristics

Maximum Ratings (@ T_A = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
V_{RGS}	Reverse Gate Source and Gate Drain Voltage	-25	V
I _{FG}	Continuous Forward Gate Current	-25	mA
PD	Continuous Device Power Dissipation	360	mW
Р	Power Derating	3.27	mW/°C
Τı	Operating Junction Temperature	-55 to 125	°C
T _{STG}	Storage Temperature	-65 to 200	°C

Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			2N5484		2N5485		2N5486		
	Parameters	Conditions	Min	Max	Min	Max	Min	Max	Unit
V _{(BR)GSS}	Gate to Source Breakdown Voltage	$V_{DS} = 0V$, $I_G = 1\mu A$	-25		-25		-25		V
i	Gate to Source	$V_{GS} = -20V$, $V_{DS} = 0V$, $T_A = 25$ °C		-1		-1		-1	nA
I _{GSS}	Reverse Current	$V_{GS} = -20V$, $V_{DS} = 0V$, $T_A = 100$ °C		-0.2		-0.2		-0.2	μΑ
V _{GS(OFF)}	Gate to Source Cutoff Voltage	V _{DS} = 15V, I _D = 10nA	-0.3	-3	-0.5	-4	-2	-6	V
I _{DSS}	Drain to Source Saturation Current	$V_{DS} = 15V$, $V_{GS} = 0V$ (Pulsed)	1	5	4	10	8	20	mA

Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)

			2N5484		2N5485		2N5486		
	Parameters	Conditions	Min	Max	Min	Max	Min	Max	Unit
GFS	Forward Transconductance	$V_{DS} = 15V$, $V_{GS} = 0V$, $f = 100MHz$ $V_{DS} = 15V$, $V_{GS} = 0V$, $f = 400MHz$	2500		3000		3500		μS
Gos	Output Conductance	$V_{DS} = 15V$, $V_{GS} = 0V$, $f = 100MHz$ $V_{DS} = 15V$, $V_{GS} = 0V$, $f = 400MHz$		75		100		100	μS
Ciss	Input Capacitance	V _{DS} = 15V, V _{GS} = 0V, f = 1MHz		5		5		5	pF
Crss	Reverse Transfer Capacitance	V _{DS} = 15V, V _{GS} = 0V, f = 1MHz		1		1		1	pF
Coss	Output Capacitance	V _{DS} = 15V, V _{GS} = 0V, f = 1MHz		2		2		2	pF












SOT23 (TO-236AB) Mechanical and Layout Data

Package Outline Data








- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.12 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

Suggested Pad Layout



- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.