







2N6550 N-Channel JFET

Features

InterFET <u>N0450L Geometry</u>
Low Noise: 0.9 nV/VHz Typical

· High Gain: 25mS Minimum

RoHS Compliant

• SMT, TH, and Bare Die Package options.


Applications

· Low-Noise, High Gain Amplifiers

Description


The -20V InterFET 2N6550 is targeted for sensitive amplifier stages for mid-frequencies designs. The 2N6550 has a cutoff voltage of less than 3.0V ideal for low-level power supplies. The TO-46 package is hermetically sealed and suitable for military applications.

TO-46 Bottom View






SOT23 Top View





TO-92 Bottom View





Product Summary

1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1					
	Parameters	2N6550 Min	Unit		
BV _{GSS}	Gate to Source Breakdown Voltage	-20	V		
I _{DSS}	Drain to Source Saturation Current	10	mA		
V _{GS(off)}	Gate to Source Cutoff Voltage	-0.3	V		
G _{FS}	Forward Transconductance	25	mS		

Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
2N6550	Through-Hole	TO-46	Bulk
PN6550	Through-Hole	TO-92	Bulk
SMP6550	Surface Mount	SOT23	Bulk
	7" Tape and Reel: Max 3,000 Pieces		Minimum 1,000 Pieces
SMP6550TR	13" Tape and Reel: Max 9,000 Pieces	SOT23	Tape and Reel
2N6550COT	Chip Orientated Tray (COT Waffle Pack)	СОТ	400/Waffle Pack
2N6550CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.









Electrical Characteristics

Maximum Ratings (@ T_A = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
V_{RGS}	Reverse Gate Source and Gate Drain Voltage	-20	V
I _{FG}	Continuous Forward Gate Current	50	mA
PD	Continuous Device Power Dissipation	400	mW
Р	Power Derating	2.3	mW/°C
Tı	Operating Junction Temperature	-55 to 125	°C
T _{STG}	Storage Temperature	-65 to 200	°C

Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			2N6550			
	Parameters	Conditions	Min	Тур	Max	Unit
V _{(BR)GSS}	Gate to Source Breakdown Voltage	V _{DS} = 0V, I _G = 10μA	-20			V
I _{GSS}	Gate to Source Reverse Current	$V_{GS} = -10V$, $V_{DS} = 0V$, $T_A = 25$ °C $V_{GS} = -10V$, $V_{DS} = 0V$, $T_A = 85$ °C			-3 -0.1	nA μA
V _{GS(OFF)}	Gate to Source Cutoff Voltage	V _{DS} = 10V, I _D = 0.1mA	-0.3		-3	V
I _{DSS}	Drain to Source Saturation Current	$V_{GS} = 0V$, $V_{DS} = 10V$ (Pulsed)	10	100	250	mA

Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)

			2N6550			
	Parameters	Conditions	Min	Тур	Max	Unit
G _{FS}	Forward Transconductance	V _{DS} = 10V, I _D = 10mA, f = 1kHz	25		150	mS
Gos	Output Conductance	V _{DS} = 10V, I _D = 10mA, f = 1kHz			150	μS
Ciss	Input Capacitance	V _{DS} = 10V, I _D = 10mA, f = 140kHz		30	35	рF
Crss	Reverse Transfer Capacitance	V _{DS} = 10V, f = 140kHz		10	20	рF
e _n	Equivalent Input Noise Voltage	$V_{DS} = 5V$, $I_D = 10$ mA, $f = 10$ Hz $V_{DS} = 5V$, $I_D = 10$ mA, $f = 1$ kHz		1.4 6	2 10	nV/√Hz
e _{n Total}	Equivalent Total Input Noise Voltage	$V_{DS} = 5V$, $I_D = 10$ mA, $f = 10$ kHz to 20kHz		0.4	0.6	μVrms
İn	Equivalent Input Noise Current	R _S < 100 kΩ, f = 1kHz		0.1		pA/√Hz











SOT23 (TO-236AB) Mechanical and Layout Data

Package Outline Data






0.09 0.27 0.13 0.27 0.13

0.15

- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.12 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

Suggested Pad Layout



- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.











TO-46 Mechanical and Layout Data

Package Outline Data



Suggested Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.23 grams
- Bulk product is shipped in standard ESD shipping material
- 4. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.