







# J108, J109 N-Channel JFET

#### **Features**

InterFET <u>N0450S Geometry</u>
Low Noise: 1 nV/VHz Typical
High Gain: 100mS Typical

RoHS Compliant

• SMT, TH, and Bare Die Package options.


### **Applications**

- Choppers
- Commutators
- Analog Switches

### Description


The -25V InterFET J108 and J109 JFET's are targeted for high gain low noise switching, commutator, and chopper applications.

#### **SOT23 Top View**





**TO-92 Bottom View** 





#### **Product Summary**

Parameters		J108 Min	J109 Min	Unit
BV <sub>GSS</sub>	Gate to Source Breakdown Voltage	-25	-25	V
I <sub>DSS</sub>	Drain to Source Saturation Current	80	40	mA
$V_{GS(off)}$	Gate to Source Cutoff Voltage	-3	-2	V

Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
J108; J109	Through-Hole	TO-92	Bulk
SMPJ108; SMPJ109	Surface Mount	SOT23	Bulk
	7" Tape and Reel: Max 3,000 Pieces		Minimum 1,000 Pieces
SMPJ108TR; SMPJ109TR	13" Tape and Reel: Max 9,000 Pieces	SOT23	Tape and Reel
J108COT; J109COT	Chip Orientated Tray (COT Waffle Pack)	СОТ	400/Waffle Pack
J108CFT; J109CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack



**Disclaimer:** It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.









## **Electrical Characteristics**

Maximum Ratings (@ T<sub>A</sub> = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
$V_{RGS}$	Reverse Gate Source and Gate Drain Voltage	-25	V
I <sub>FG</sub>	Continuous Forward Gate Current	50	mA
PD	Continuous Device Power Dissipation	360	mW
Р	Power Derating	3.27	mW/°C
Τı	Operating Junction Temperature	-55 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 200	°C

Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			J108		J109		
	Parameters	Conditions	Min	Max	Min	Max	Unit
V <sub>(BR)GSS</sub>	Gate to Source Breakdown Voltage	V <sub>DS</sub> = 0V, I <sub>G</sub> = -1μA	-25		-25		V
I <sub>GSS</sub>	Gate to Source Reverse Current	V <sub>GS</sub> = -15V, V <sub>DS</sub> = 0V		-3		-3	nA
V <sub>GS(OFF)</sub>	Gate to Source Cutoff Voltage	$V_{DS} = 5V$ , $I_D = 1\mu A$	-3	-10	-2	-6	V
I <sub>DSS</sub>	Drain to Source Saturation Current	$V_{GS} = 0V$ , $V_{DS} = 15V$ (Pulsed)	80		40		mA
ID	Drain Cutoff Current	V <sub>DS</sub> = 5V, V <sub>GS</sub> = -10V		3		3	nA

**Dynamic Characteristics** (@ TA = 25°C, Unless otherwise specified)

			J108		J109		
	Parameters	Conditions	Min	Max	Min	Max	Unit
R <sub>DS(ON)</sub>	Drain to Source ON Resistance	V <sub>DS</sub> <= 0.1V, V <sub>GS</sub> = 0V, f = 1kHz		8		12	Ω
C <sub>gd</sub>	Drain Gate Capacitance	V <sub>DS</sub> = 0V, V <sub>GS</sub> = -10V, f = 1MHz		15		15	pF
Cgs	Input Capacitance	V <sub>DS</sub> = 0V, V <sub>GS</sub> = -10V, f = 1MHz		15		15	pF
C <sub>gd</sub> + C <sub>gs</sub>	Drain + Source Gate Capacitance	V <sub>DS</sub> = V <sub>GS</sub> = 0V, f = 1MHz		85		85	pF
t <sub>d(ON)</sub>	Turn ON Delay Time		3 (t	:ур)	3 (t	:ур)	ns
tr	Rise Time	V <sub>DD</sub> = 1.5V, R <sub>L</sub> = 150 Ω J108: V <sub>GS(OFF)</sub> = -12V J109: V <sub>GS(OFF)</sub> = -7V	1 (typ)		1 (typ)		ns
t <sub>d(OFF)</sub>	Turn OFF Delay Time		4 (typ)		4 (typ)		ns
tf	Fall Time		18 (typ)		18 (typ)		ns












# SOT23 (TO-236AB) Mechanical and Layout Data

## **Package Outline Data**








- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.12 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

### **Suggested Pad Layout**



- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.