





# U430, U431 N-Channel JFET

Technical

Support

### Features


- InterFET <u>N0072L Geometry</u>
- Low Noise: 2 nV/VHz Typical
- Low Ciss: 4pF Typical
- RoHS Compliant
- SMT, TH, and Bare Die Package options.

### **Applications**

- Balanced Mixers
- Differential Amplifiers

### Description


The -25V InterFET U430 and U431 are targeted for balanced mixers and differential amplifier applications. Gate leakages are typically less than 10pA at room temperatures. Custom specifications, matching, and packaging options are available.



#### **TO-78 Bottom View**



**SOIC8** Top View





### **Product Summary**

|                      | Parameters                         | U430 Min | U431 Min | Unit |
|----------------------|------------------------------------|----------|----------|------|
| BV <sub>GSS</sub>    | Gate to Source Breakdown Voltage   | -25      | -25      | V    |
| IDSS                 | Drain to Source Saturation Current | 12       | 24       | mA   |
| V <sub>GS(off)</sub> | Gate to Source Cutoff Voltage      | -1       | -2       | V    |
| GFS                  | Forward Transconductance           | 10       | 10       | mS   |

### Ordering Information Custom Part and Binning Options Available

| Part Number          | Description                            | Case  | Packaging          |
|----------------------|--|-------|--------------------|
| U430; U431           | Through-Hole                           | TO-78 | Bulk               |
| SMPU430; SMPU431     | Surface Mount                          | SOIC8 | Bulk               |
|                      | 7" Tape and Reel: Max 500 Pieces       |       | Minimum 500 Pieces |
| SMPU430TR; SMPU431TR | 13" Tape and Reel: Max 2,500 Pieces    | SOIC8 | Tape and Reel      |
| U430COT; U431COT *   | Chip Orientated Tray (COT Waffle Pack) | СОТ   | 70/Waffle Pack     |
| U430CFT; U431CFT *   | Chip Face-up Tray (CFT Waffle Pack)    | CFT   | 70/Waffle Pack     |

\* Bare die packaged options are designed for matched specifications but not 100% tested



**Disclaimer:** It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.







## **Electrical Characteristics**

### Maximum Ratings (@ T<sub>A</sub> = 25°C, Unless otherwise specified)

|                  | Parameters                                 | Value      | Unit  |
|------------------|--|------------|-------|
| VRGS             | Reverse Gate Source and Gate Drain Voltage | -25        | V     |
| $I_{FG}$         | Continuous Forward Gate Current            | 20         | mA    |
| PD               | Continuous Device Power Dissipation        | 500        | mW    |
| Р                | Power Derating                             | 4          | mW/°C |
| Τı               | Operating Junction Temperature             | -55 to 125 | °C    |
| T <sub>STG</sub> | Storage Temperature                        | -65 to 150 | °C    |

### Static Characteristics (@ TA = 25°C, Unless otherwise specified)

|                      |                                       |   | U430 |     | U431         |     |     |              |          |
|----------------------|---------------------------------------|---|------|-----|--------------|-----|-----|--------------|----------|
|                      | Parameters                            | Conditions  | Min  | Тур | Max          | Min | Тур | Max          | Unit     |
| V(BR)GSS             | Gate to Source<br>Breakdown Voltage   | $V_{DS} = 0V$ , $I_G = -1\mu A$   | -25  |     |              | -25 |     |              | V        |
| IGSS                 | Gate to Source<br>Reverse Current     | V <sub>GS</sub> = -15V, V <sub>DS</sub> = 0V, T <sub>A</sub> = 25°C<br>V <sub>GS</sub> = -15V, V <sub>DS</sub> = 0V, T <sub>A</sub> = 150°C |      |     | -150<br>-150 |     |     | -150<br>-150 | pA<br>nA |
| V <sub>GS(OFF)</sub> | Gate to Source<br>Cutoff Voltage      | V <sub>DS</sub> = 10V, I <sub>D</sub> = 1nA   | -1   |     | -4           | -2  |     | -6           | v        |
| V <sub>GS(F)</sub>   | Gate to Source<br>Forward Voltage     | V <sub>DS</sub> = 0V, I <sub>G</sub> = 10mA   |      |     | 1            |     |     | 1            | V        |
| I <sub>DSS</sub>     | Drain to Source<br>Saturation Current | $V_{GS} = 0V, V_{DS} = 10V$<br>(Pulsed)   | 12   |     | 30           | 24  |     | 60           | mA       |

### Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)


|                       |                      |  | U430 |      | U431           |     |      |     |        |
|-----------------------|----------------------|--|------|------|----------------|-----|------|-----|--------|
|                       | Parameters           | Conditions   | Min  | Тур  | Max            | Min | Тур  | Max | Unit   |
| GFS                   | Forward              | V <sub>DS</sub> = 10V, I <sub>D</sub> = 10mA, f = 1kHz   | 10   | 17   |                | 10  | 17   |     | mS     |
| GFS                   | Transconductance     | V <sub>DS</sub> = 10V, I <sub>D</sub> = 10mA, f = 100MHz |      | 12   |                |     | 12   |     | 1115   |
| Gos                   | Output Conductance   | V <sub>DS</sub> = 10V, I <sub>D</sub> = 10mA, f = 1kHz   |      |      | 250            |     |      | 250 | μS     |
| Clos                  | Output conductance   | V <sub>DS</sub> = 10V, I <sub>D</sub> = 10mA, f = 100MHz |      | 0.15 |                |     | 0.15 |     | μs     |
| Cdg                   | Drain Gate           | V <sub>DS</sub> = 0V, V <sub>GS</sub> = -10V, f = 1MHz   | 1    |      | 5              |     |      | 5   | pF     |
| Cag                   | Capacitance          | $v_{DS} = 0v, v_{GS} = -10v, 1 = 110112$                 |      |      | 5              |     |      | 5   | μr     |
| C <sub>gs</sub>       | Source Gate          | $V_{DS} = 0V. V_{GS} = -10V. f = 1MHz$                   |      |      | 2.5            |     |      | 2.5 | pF     |
| Cgs                   | Capacitance          | VDS - 0V, VGS - 10V, I - 11VIII2                         |      |      | 2.5            |     |      | 2.5 | P'     |
| en                    | Noise Voltage        | V <sub>DS</sub> = 10V, I <sub>D</sub> = 10mA, f = 100kHz |      |      | 10             |     |      | 10  | nV/√Hz |
| C.                    | Power Match          | V <sub>DS</sub> = 10V, I <sub>D</sub> = 10mA, f = 100MHz |      | 12   |                |     | 12   |     |        |
| Gig                   | Source Admittance    | VDS = 10V, ID = 1011A, I = 10010112                      |      | 12   |                |     | 12   |     | _      |
| Gc                    | Conversion Gain      | $V_{DS} = 20V, V_{GS} = \frac{1}{2} V_{GS(OFF)},$        |      | 3    |                |     | 3    |     | dB     |
| U <sub>c</sub>        |                      | $R_L = 2k\Omega$ , f = 100MHz                            |      |      |                |     |      |     | ub     |
| IDSS1/IDSS2           | Saturation Drain     | $V_{DS} = 10V, V_{G} = 0V$                               | 0.9  |      | 1              | 0.9 |      | 1   | _      |
|                       | Current Ratio        | VDS - 10V, VG - 0V                                       | 0.5  |      | -              | 0.5 |      | 1   |        |
| V <sub>GS(OFF)1</sub> | Gate to Source       | V <sub>DS</sub> = 10V, I <sub>D</sub> = 1nA              | 0.9  |      | 1              | 0.9 |      | 1   | _      |
| V <sub>GS(OFF)2</sub> | Cutoff Voltage Ratio | vb3 - 10v, ib - 11A                                      | 0.5  |      |                | 0.5 |      | 1   |        |
| gfs1/gfs2             | Transconductance     | V <sub>DS</sub> = 10V, I <sub>D</sub> = 10mA             | 0.9  |      | 1              | 0.9 |      | 1   | _      |
| 5151/ STS2            | Ratio                | VUS - 10V, ID - 10IIIA                                   | 0.9  |      | 1 <sup>1</sup> | 0.5 |      | 1   |        |







### **SOIC8** Mechanical and Layout Data

### **Package Outline Data**








Order

Now

- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.21 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

### Suggested Pad Layout



- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.