







VCR2N N-Channel Voltage Controlled Resistor JFET

Features

- InterFET N0072L Geometry
- Low Leakage: 10pA Typical
- Low Input Capacitance: 1.5pF Maximum
- RoHS Compliant
- SMT, TH, and Bare Die Package options.


Applications

- Small Signal Attenuators
- Filters
- · Amplifier Gain Control
- · Oscillator Amplitude Control

Description


The -15V InterFET VCR2N Voltage Controlled Resistor JFET are targeted for ultra high input impedance applications. Gate leakages are less than 10pA at room temperatures. The resistance range of the VCR2N is 20 Ohms to 60 Ohms. The TO-18 package is hermetically sealed and suitable for military applications.

TO-18 Bottom View






SOT23 Top View





TO-92 Bottom View





Product Summary

Parameters		VCR2N Min	Unit
BV _{GSS}	Gate to Source Breakdown Voltage	-15	V
V _{GS(off)}	Gate to Source Cutoff Voltage	-1	V
r _{ds(on)}	Drain to Source ON Resistance	20	Ω

Ordering Information Custom Part and Binning Ontions Available

Part Number	Description	Case	Packaging
VCR2N	Through-Hole	TO-18	Bulk
PNVCR2N	Through-Hole	TO-92	Bulk
SMPVCR2N	Surface Mount	SOT23	Bulk
	7" Tape and Reel: Max 3,000 Pieces		Minimum 1,000 Pieces
SMPVCR2NTR	13" Tape and Reel: Max 9,000 Pieces	SOT23	Tape and Reel
VCR2NCOT	Chip Orientated Tray (COT Waffle Pack)	СОТ	400/Waffle Pack
VCR2NCFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.









November, 2021

Electrical Characteristics

Maximum Ratings (@ T_A = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
V_{RGS}	Reverse Gate Source and Gate Drain Voltage	-15	V
I _{FG}	Continuous Forward Gate Current	10	mA
PD	Continuous Device Power Dissipation	300	mW
Р	Power Derating	2.4	mW/°C
TJ	Operating Junction Temperature	-55 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C

Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			VCR2N		
	Parameters	Conditions	Min	Max	Unit
V _{(BR)GSS}	Gate to Source Breakdown Voltage	$I_{G} = -1\mu A, V_{DS} = 0V$	-15		V
I _{GSS}	Gate to Source Reverse Current	V _{GS} = -15V, V _{DS} = 0V		-5	nA
V _{GS(OFF)}	Gate to Source Cutoff Voltage	V _{DS} = 10V, I _D = -1μA	-1	-3.5	٧

Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)

			VCR2N		
	Parameters	Conditions	Min	Max	Unit
r _{ds(on)}	Drain to Source	$I_D = 0A$, $V_{GS} = 0V$,	20	60	Ω
	ON Resistance	f = 1kHz			
C _{dg}	Drain Gate	$V_{DG} = 10V, I_S = 0A,$		7.5	pF
	Capacitance	f = 1MHz			
C _{sg}	Source Gate	$V_{GS} = 10V, I_D = 0A,$		7.5	pF
	Capacitance	f = 1MHz			










SOT23 (TO-236AB) Mechanical and Layout Data

Package Outline Data








- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.12 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

Suggested Pad Layout



- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.









TO-18 Mechanical and Layout Data

Package Outline Data



- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.29 grams
- 3. Bulk product is shipped in standard ESD shipping material
- 4. Refer to JEDEC standards for additional information.

Suggested Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.