


Enhanced RS-232 Line Drivers/Receivers



The SP233A / SP310A / SP312A devices are a family of line driver and receiver pairs that meets the specifications of RS-232 and V.28 serial protocols. The devices are pin-to-pin compatible with popular industry standard pinouts. The SP233A / SP310A / SP312A offer 120kbps data rate under load, small ceramic type 0.1µF charge pump capacitors and overall ruggedness for comercial applications. Features include Exar's BiCMOS design allowing for low power operation without sacrificing performance. These devices are available in plastic DIP and SOIC Wide packages operating over the commercial and industrial temperature ranges.

SELECTION TABLE

		V					
Model	Number	of RS-232					
	Drivers	Receivers	active in Shutdown	0.1µF Capacitors	Shutdown	WakeUp	TTL Tri-State
SP233A	2	2	N/A	0	No	No	No
SP310A	2	2	0	4	Yes	No	Yes
SP312A	2	2	2	4	Yes	Yes	Yes

SP310A and SP312A are obsolete

MAXLINEAR

-ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below are not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect reliability.

Supply Voltage (Vcc)	
V+	(Vcc-0.3V) to +11.0V
V	11.0V
Input Voltages	
Tin	0.3V to (Vcc + 0.3V)
Rin	+/-30V
Output Voltages	
Tout	
Rout	0.3V to (Vcc + 0.3V)

Short Circuit duration ToutContinuous
Package Power Dissipation:
Plastic DIP
(derate 7mW/°C above +70°C)
Small Outline
(derate 7mW/°C above +70°C)
Storage Temperature
Lead Temperature (soldering, 10s) +300°C

ELECTRICAL CHARACTERISTICS

Vcc=5V ±10%, 0.1µF charge pump capacitors, TMIN to TMAX, unless otherwise noted Typical values are Vcc=5V and Ta=25°C

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT		
TTL INPUT		ant still					
Logic Threshold LOW	TIN, EN, SD, ON/OFF	~		0.8	Volts		
Logic Threshold HIGH	TIN, EN, SD, ON/OFF	2.0			Volts		
Logic Pull-Up Current	TIN = 0V		15	200	μA		
TTL OUTPUT	6 6 10						
Output Voltge LOW	Iout = 3.2mA: Vcc = +5V			0.4	Volts		
Output Voltage HIGH	IOUT = 1.0mA	3.5			Volts		
Leakage Current; TA=25°C	EN = Vcc, 0V ≤ Vout ≤ Vcc SP310A and SP312A only		0.05	+/-10	μA		
RS-232 OUTPUT	0.00						
Output Voltage Swing	All Transmitter outputs loaded with 3k ohms to GND	+/-5.0	+/-9V		Volts		
Output Resistance	Vcc = 0V, Vout = +/-2V	300			Ohms		
Output Short Circuit Current	Infinite Duration		+/-18		mA		
Maximum Data Rate	CL = 2500pF, RL = 3kΩ	120	240		kbps		
RS-232 INPUT							
Voltage Range		-25		+25	Volts		
Voltage Threshold LOW	Vcc = 5V, TA=25°C	0.8	1.2		Volts		
Voltage Threshold HIGH	Vcc = 5V, TA=25°C		1.7	2.4	Volts		
Hysteresis	Vcc = 5V, TA=25°C	0.2	0.5	1.0	Volts		
Resistance	TA=25°C, -25V ≤ VIN ≤ +25V	3	5	7	kΩ		

ELECTRICAL CHARACTERISTICS and Ta=25°C

Parameter		TEST CONDIT	IONS	MIN	TYP	MAX	Unit
DYNAMIC CHARACT	TERISTICS						
Driver Propagation De	elay	TTL to RS_232	2; CL = 50pF		1.5	3.0	μs
Receiver Propagation	Delay	RS-232 to TTL	••		0.1	1.0	μs
Instantaneous Slew R	late	CL = 10pF, RL	= 3-7kΩ			30	V/ µs
Transition Region Sle	w Rate	CL = 2500pF, F Measured from -3V to +3V	RL = 3kΩ; ι +3V to -3V or		10		V/ µs
Output Enable Time		SP310A and S	P312A only		400	0,	ns
Output Disable Time		SP310A and S	P312A only		250		ns
POWER REQUIREM	ENTS	l		5 2	45 1		,
Vcc Power Supply Cu	irrent	No Load, Vcc =	= 5V, Ta=25°C 👋		010	15	mA
Vcc Power Supply Cu	rrent, Loaded	All Transmitter Ta=25°C	s RL = 3kΩ,		25		mA
Shutdown Supply Cur SP310A and SP312A		Vcc = 5V, Ta=2	25°C	still	1	10	μA
			N 0 4		PIN AS	SIGNM	ENTS
T2IN 1 T1IN 2 R1OUT 3 R1IN 4 T1OUT 5 GND 6 Vcc 7 C1+ 8 GND 9 C2- 10 20 pin PDIR NC 1	SP233ACP/AEP	20 R2OUT 19 R2IN 18 T2OUT 17 V 16 C2- 15 C2- 15 C2- 14 V+ 13 C1 72 V- 11 C2+ 050lete 18 ON/OFF	R1OUT C R1IN C T1OUT C GND C	6 7 8 9 10	SP233ACT/AET	20 R 19 R 18 T 17 V 16 C 15 C 14 C 13 C 12 C 11 C C 8 SHUTI	2IN 2OUT - 2- 2+ 1- 1+ 2+ 2-
C1+ V+ C1- C2+ C2- C2- C2- T2OUT 8 R2IN 9	SP310A	17 Vcc 16 GND 15 T1OUT 14 R1IN 13 R1OUT 12 T1IN 11 T2IN 10 R2OUT	C1+ 2 V+ 3 C1- 4 C2+ 5 C2- 6 V- 7 T2OUT 8 R2IN 9			7 Vcc 6 GND 5 T10U ⁻ 4 R1IN 3 R10U ⁻ 2 T1IN 1 T2IN 5 R20U ⁻	Г
18 pin WSOIC 18 pin WSOIC							
SP210A and SP212A are obsolute							

SP310A and SP312A are obsolete

DETAILED DESCRIPTION

The SP233A, SP310A and SP312A devices are a family of line driver and receiver pairs that meet the EIA/TIA-232 and V.28 serial communication protocols. These devices are pin-to-pin compatible with popular industry standards. The SP233A, SP310A and SP312A devices offer a 120kbps data rate, $10V/\mu$ s slew rate and an onboard charge pump that operates from a single 5V supply using 0.1μ F ceramic capacitors. The ESD tolerance has been improved on these devices to +/-2kV Human Body Model.

The SP233A device provides internal charge pump capacitors. The SP310A provides an ON/ OFF input that simultaneously disables the internal charge pump circuit and puts all transmitter and receiver outputs into a high impedance state. The SP312A is identical to the SP310 but with seperate tri-state and shutdown inputs

Theory Of Operation

The SP233A, SP310A and SP312A devices are made up of three basic circuit blocks: 1. Drivers, 2. Receivers, and 3. charge pump.

Drivers

The drivers are inverting level transmitters that convert TTL or CMOS logic levels to EIA/TIA-232 levels with an inverted sense relative to the input logic levels. Typically, the driver output voltage swing is +/-9V. Even under worst case loading conditions of 3k ohms and 2500pF, the driver output is guaranteed to be +/-5.0V minimum, thus satisfying the RS-232 specification. The driver outputs are protected against infinite short-circuits to ground without degradation in reliability.

The drivers can guarantee output data rates of 120kbps under worst case loading of 3k ohms and 2500pF.

The Slew rate of the driver output is internally limited to $30V/\mu s$ in order to meet the EIA standards (EIA-232F). Additionally, the driver outputs LOW to HIGH transition meets the montonic output requirements of the standard.

Receivers

The receivers convert EIA/TIA-232 signal levels to TTL or CMOS logic output levels. Since the input is usually from a transmission line, where long cable length and system interference can degrade the signal, the inputs have a typical hysteresis margin of 500mV. This ensures that the receiver is virtually immune to noisy transmission lines. Should an input be left unconnected, an internal 5kohm pull-down resistor to ground will commit the output of the receiver to a HIGH state.

Charge pump

The charge pump is a patented design and uses a unique approach compared to older less efficiant designs. The charge pump requires 4 external capacitors and uses a four phase voltage shifting technique. The internal power supply consists of a dual charge pump that provides a driver output voltage swing of +/9V. The internal oscillator controls the four phases of the voltage shifting. A description of each phase follows:

Vsscharge store and double: The positive terminals of capacitors C1 and C2 are charged from Vcc with their negative terminals initially connected to ground. C1+ is then connected to ground and the stored charge from C1- is superimposed onto C2-. Since C2+ is still connected to Vcc the voltage potential across C2 is now 2 x Vcc.

Phase 2

Phase 1

Vss transfer and invert: Phase two connects the negative terminal of C2 to the Vss storage capacitor and the positive terminal of C2 to ground. This transfers the doubled and inverted (V-) voltage onto C4. Meanwhile, capacitor C1 is charged from Vcc to prepare it for its next phase.

Phase 3

Vdd charge store and double: Phase three is identical to the first phase. The positive terminals of C1 and C2 are charged from Vcc with their negative terminals initially connected to ground. C1+ is then connected to ground and the stored charge from C1- is superimposed onto C2-. Since C2+ is still connected to Vcc the voltage potential across capacitor C2 is now 2 x Vcc.

Phase 4

Vdd transfer: The fourth phase connects the negative terminal of C2 to ground and the positive terminal of C2 to the Vdd storage capacitor. This transfers the doubled (V+) voltage onto C3. Meanwhile, capacitor C1 is charged from Vcc to prepare it for its next phase.

The clock rate for the charge pump typically operates at greater than 15kHz allowing the pump to run efficiently with small 0.1uF capacitors. Efficient operation depends on rapid charging and discharging of C1 and C2, therefore capacitors should be mounted as close as possible to the IC and have low ESR (equivalent series resistance). Inexpensive surface mount, ceramic capacitors are ideal for using on charge pump. If polarized capacitors are used the positive and negative terminals should be connected as shown in the typical operating circuit. A diagram of the individual phases are shown in Figure 1.

Shutdown (SD) and Enable (EN) features for the SP310A and SP312A

Both the SP310A and SP312A have a shutdown / standby mode to conserve power in batterypowered applications. To activate the shutdown mode, which stops the operation of the charge pump, a logic "0" is applied to the appropriate control line. For the SP310A, this control line is the ON/OFF (pin 18) input. Activating the shutdown mode puts the SP310A transmitter and teceiver ouptuts into a high impedance condition. For the SP312A, this control line is the SHUT-DOWN (pin18) input; this also puts the transmitter outputs in a tri-state mode. The receiver outputs can be tri-stated seperately during normal operation or shutdown by applying a logic "1" on the EN line (pin 1).

Wake-Up Feature for the SP312A

The SP312A has a wake up feature that keeps the receivers active when the device is placed into shutdown. Table 1 defines the truth table for the Wake-Up function. When only the receivers are activated, the SP312A typically draws less than 5uA supply current. In the case of when a modem is interfaced to a computer in power down mode, the Ring Indicator (RI) signal from the modem would be used to "wake-up" the computer, allowing it to accept data transmission. After the ring indicator has propagated through the SP312A receiver, it can be used to trigger the power management circuitry of the computer to power up the microprocessor, and bring the SD pin of the SP312A to a logic high, taking it out of the shutdown mode. The receiver propagation delay is typically 1us. The enable time for V+ and V- is typically 2ms. After V+ and V- have settled to their final values, a signal can be sent back to the modem on the data terminal ready (DTR) pin signifying that the computer is ready to accept the transmit data.


EN	Power Up/Down	Receiver outputs			
0	Down	Enabled			
12	Down	Tri-state			
0	Up	Enabled			
1	U p	Tri-state			
		0 Down 10 Down 0 Up			

Table 10Wake-up Function truth table


PirStrapping for the SP233ACT/ACP The SP233A packaged in a 20 pin SOICW package (SP233ACT) has a slightly different pinout than the SP233A in PDIP packaging (SP233ACP). To operate properly, the following pairs of pins must be externally wired together as noted in table 2:

Pins Wired Together	SOICW	PDIP	
Two V- pins	10 & 17	12 & 17	
Two C2+ pins	12 & 15	11 & 15	
Two C- pins	11 & 16	10 & 16	
	No Connections for Pins 8, 13 and 14		
	Connect Pir to GND	ns 6 and 9	

Table 2. Pin Strapping table for SP233A




TYPICAL PERFORMANCE CHARACTERISTICS





SP233A 102_032020


RXout).



SP233A_102_032020







SP233A 102_032020