


## **SP3221E**

# Intelligent +3.0V to +5.5V RS-232 Transceiver

## **FEATURES**

- Meets true EIA/TIA-232-F Standards from a +3.0V to +5.5V power supply
- Interoperable with EIA/TIA-232 and adheres to EIA/TIA-562 down to a +2.7V power source
- AUTO ON-LINE<sup>®</sup> circuitry automatically wakes up from a 1µA typical shutdown
- Minimum 250kbps data rate under load
- Regulated charge pump yields stable RS-232 outputs regardless of V<sub>CC</sub> variations
- ESD specifications:
  - +15KV Human Body Model
  - +15KV IEC61000-4-2 Air Discharge
  - ±8KV IEC61000-4-2 Contact Discharge



#### DESCRIPTION

The **SP3221E** is an RS-232 transceiver solution intended for portable applications such as notebook and hand held computers. This device uses an internal high-efficiency, charge-pump power supply that requires only 0.1µF capacitors in 3.3V operation. This charge pump and **Exar's** driver architecture allow the **SP3221E** to deliver compliant RS-232 performance from a single power supply ranging from +3.0V to +5.5V. The **SP3221E** is a 1-driver/1-receiver device ideal for laptop/notebook computer and PDA applications. The **SP3221E** is offered in 16 pin TSSOP and SSOP packages.

The AUTO ON-LINE® feature allows the device to automatically "wake-up" during a shut-down state when an RS-232 cable is connected and a connected peripheral is turned on. Otherwise, the device automatically shuts itself down drawing less than 1µA.

#### **SELECTION TABLE**

Device	Power Supplies	RS- 232 Drivers	RS-232 Receivers	AUTO ON-LINE ®	TTL 3-state	Data Rate (kbps)
SP3221E	+3.0V to +5.5V	1	1	YES	YES	250

#### **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

device.	
V <sub>CC</sub>	0.3V to +6.0V
V+ (NOTE 1)	0.3V to +7.0V
V- (NOTE 1)	+0.3V to -7.0V
V+ +  V-  (NOTE 1)	+13V
I <sub>cc</sub> (DC V <sub>cc</sub> or GND current)	
Input Voltages	
TXIN, ONLINE,	
SHUTDOWN, EN	0.3V to Vcc + 0.3V
RxIN	<u>+</u> 15V

Output Voltages	
TxOUT	<u>+</u> 13.2V
RxOUT, STATUS	0.3V to $(V_{cc} + 0.3V)$
Short-Circuit Duration	, 60
TxOUT	Continuous
Storage Temperature	65°C to +150°C
Power Dissipation per pack	cage
16-pin TSSOP	
Theta-JA	100.4°C/W
Theta-JC	19°C/W
16-pin SSOP	
Theta-JA	87°C/W
Theta-JC	26°C/W

NOTE 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise noted, the following specifications apply for  $V_{CC}$  = +3.0V to +5.5V with  $T_{AMB}$  =  $T_{MIN}$  to  $T_{MAX}$ . Typical values apply at  $V_{CC}$  = +3.3V or +5.0V and  $T_{AMB}$  = 25°C (Note 2).

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DC CHARACTERISTICS	•			•	
Supply Current, AUTO ON-LINE®		1.0	10	μА	RXIN open, ONLINE = GND, SHUTDOWN = Vcc, TxIN = Vcc or GND, Vcc = +3.3V, T <sub>AMB</sub> = +25°C
Supply Current, Shutdown		1.0	10	μA	$\overline{\text{SHUTDOWN}} = \text{GND},$ $\text{TxIN} = \text{Vcc or GND}, \text{Vcc} = +3.3\text{V},$ $\text{T}_{\text{AMB}} = +25^{\circ}\text{C}$
Supply Current, AUTO ON-LINE® Disabled		0.3	1.0	mA	ONLINE = SHUTDOWN = Vcc, No Load, Vcc = +3.3V, T <sub>AMB</sub> = +25°C
LOGIC INPUTS AND RECEIVE	ER OUTPUT				
Input Logic Threshold LOW HIGH	2.0		0.8	V	Vcc = 3.3V or 5.0V, TxIN, EN, SHUTDOWN, ONLINE
Input Leakage Current		+/-0.01	+/-1.0	μA	TxIN, EN, ONLINE, SHUTDOWN, T <sub>AMB</sub> = +25°C, Vin = 0V to Vcc
Output Leakage Current		+/-0.05	+/-10	μA	Receiver disabled, Vout = 0V to Vcc
Output Voltage LOW			0.4	V	I <sub>OUT</sub> = 1.6mA
Output Voltage HIGH	Vcc - 0.6	Vcc - 0.1		V	I <sub>OUT</sub> = -1.0mA

**NOTE 2**: C1 - C4 =  $0.1\mu$ F, tested at  $3.3V \pm 10\%$ . C1 =  $0.047\mu$ F, C2-C4 =  $0.33\mu$ F, tested at  $5V\pm 10\%$ .

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise noted, the following specifications apply for  $V_{CC}$  = +3.0V to +5.5V with  $T_{AMB}$  =  $T_{MIN}$  to  $T_{MAX}$ . Typical values apply at  $V_{CC}$  = +3.3V or +5.0V and  $T_{AMB}$  = 25°C (Note 2).

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER OUTPUT			•	•	
Output Voltage Swing	+/-5.0	+/-5.4		V	Driver output loaded with $3kΩ$ to GND, $T_{AMB}$ = +25°C
Output Resistance	300			Ω	Vcc = V+ = V- = 0V, Vout = +/-2V
Output Short-Circuit Current			+/-60	mA	Vout = 0V
Output Leakage Current			+/-25	μA	Vcc = 0V or 3.0V to 5.5V, Vout = +/-12V, Driver disabled
RECEIVER INPUT					
Input Voltage Range	-15		+15	V	
Input Threshold LOW	0.6	1.2		V	Vcc = 3.3V
Input Threshold LOW	0.8	1.5		V	Vcc = 5.0V
Input Threshold HIGH		1.5	2.4	V	Vcc = 3.3V
Input Threshold HIGH		1.8	2.4	V	Vcc = 5.0V
Input Hysteresis		0.3		V	
Input Resistance	3	5	7	kΩ	
AUTO ON-LINE® CIRCUITRY C	HARACTER	RISTICS (	ONLINE =	GND, SI	HUTDOWN = Vcc)
STATUS Output Voltage LOW			0.4	V	I <sub>OUT</sub> = 1.6mA
STATUS Output Voltage HIGH	Vcc - 0.6			V	I <sub>OUT</sub> = -1.0mA
Receiver Threshold to Driver Enabled $(t_{ONLINE})$		100		μs	Figure 13
Receiver Positive or Negative Threshold to $\overline{\text{STATUS}}$ HIGH $(t_{\text{STSH}})$		0.5		μs	Figure 13
Receiver Positive or Negative Threshold to $\overline{\text{STATUS}}$ LOW $(t_{\text{STSL}})$		20		μs	Figure 13

**NOTE 2**: C1 - C4 =  $0.1\mu$ F, tested at  $3.3V \pm 10\%$ . C1 =  $0.047\mu$ F, C2-C4 =  $0.33\mu$ F, tested at  $5V\pm 10\%$ .

## **TIMING CHARACTERISTICS**

Unless otherwise noted, the following specifications apply for  $V_{CC}$  = +3.0V to +5.5V with  $T_{AMB}$  =  $T_{MIN}$  to  $T_{MAX}$ . Typical values apply at  $V_{CC}$  = +3.3V or +5.0V and  $T_{AMB}$  = 25°C.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
AC CHARACTERISTICS					
Data Rate	250			kbps	$R_{L} = 3k\Omega, C_{L} = 1000pF,$
Receiver Propagation Delay $t_{_{\mathrm{PHL}}}$ and $t_{_{\mathrm{PLH}}}$		0.15		μs	Receiver input to Receiver output, C <sub>L</sub> = 150pF
Receiver Output Enable Time		200		ns	Normal Operation
Receiver Output Disable Time		200		ns	Normal Operation
Driver Skew		350	800	ns	$\begin{bmatrix} t_{PHL} - t_{PLH} \end{bmatrix}$ , $R_L = 3k\Omega$ , $C_L = 1000pF$
Receiver Skew		50	800	ns	$ t_{PHL} - t_{PLH} $ , $C_{L} = 150pF$
Transition-Region Slew Rate	6		30	V/µs	Vcc = 3.3V, $R_L$ = 3k $\Omega$ , $C_L$ = 150pF to 1000pF, $T_{AMB}$ = 25°C, measurements taken from -3.0V to +3.0V or +3.0V to -3.0V




Figure 1. SP3221E Typical Operating Circuit

## TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for V  $_{\text{CC}}$  = +3.3V, 250Kbps data rate, driver loaded with 3k $\Omega$ , 0.1 $\mu\text{F}$  charge pump capacitors, and T  $_{\text{AMB}}$  = +25°C.




Figure 2. Supply Current VS. Supply Voltage




Figure 3. Transmitter Output Voltage VS. Supply Voltage




Figure 4. Supply Current VS.Data Rate

## **PIN DESCRIPTION**

Name	Function	Pin#
ĒN	Receiver Enable, apply logic LOW for normal operation. Apply logic HIGH to disable receiver output (high-Z state).	
C1+	Positive terminal of the voltage doubler charge-pump capacitor	2
V+	Regulated +5.5V output generated by charge pump	3
C1-	Negative terminal of the voltage doubler charge-pump capacitor	4
C2+	Positive terminal of the inverting charge-pump capacitor	5
C2-	Negative terminal of the inverting charge-pump capacitor	6
V-	Regulated -5.5V output generated by charge pump	7
R₁IN	RS-232 receiver input	8
R₁OUT	TTL/CMOS receiver output	9
STATUS	TTL/CMOS output indicating receiver signal activity	10
T₁IN	TTL/CMOS driver input	11
ONLINE	Apply logic HIGH to override AUTO ON-LINE ® circuitry keeping driver active (SHUTDOWN must also be logic HIGH, refer to table 2)	12
T₁OUT	RS-232 driver output	13
GND	Ground	14
Vcc	+3.0V to +5.5V supply voltage	15
SHUTDOWN	Apply logic LOW to shut down drivers and charge pump. This overrides all AUTO ON-LINE ® circuitry and ONLINE (refer to table 2).	16

#### **DESCRIPTION**

The **SP3221E** is a 1-driver/1-receiver device ideal for portable or handheld applications. The **SP3221E** transceiver meets the EIA/TIA-232 and ITU-TV.28/V.24 communication protocols and can be implemented in battery-powered, portable, or handheld applications such as notebook or handheld computers. The **SP3221E** device features the **Exar** proprietary and patented (U.S.--5,306,954) on-board charge pump circuitry that generates ±5.5V RS-232 voltage levels from a single +3.0V to +5.5V power supply.

This device is an ideal choice for power sensitive designs. Featuring *AUTO ON-LINE*® circuitry, the **SP3221E** reduces the power supply drain to a 1µA supply current. In many portable or handheld applications, an RS-232 cable can be disconnected or a connected peripheral can be turned off. Under these conditions, the internal charge pump and the drivers will be shut down. Otherwise, the system automatically comes online. This feature allows design engineers to address power saving concerns without major design changes.




Figure 5. Interface Circuitry Controlled by Microprocessor Supervisory Circuit

#### THEORY OF OPERATION

The **SP3221E** is made up of four basic circuit blocks:

1. Driver, 2. Receiver, 3. The Exar proprietary charge pump, and 4. **AUTO ON-LINE**® circuitry.

#### Driver

The driver is an inverting level transmitter that converts TTL or CMOS logic levels to 5.0V EIA/TIA-232 levels with an inverted sense relative to the input logic levels. Typically, the RS-232 output voltage swing is  $\pm 5.4$ V with no load and  $\pm 5$ V minimum fully loaded. The driver output is protected against infinite short-circuits to ground without degradation in reliability. This driver will comply with the EIA-TIA-232F and all previous RS-232 versions. Unused driver inputs should be connected to GND or  $V_{CC}$ .

The driver can guarantee an output data rate of 250kbps while being fully loaded with  $3k\Omega$  in parallel with 1000pF, ensuring compatibility with PC-to-PC communication software.

The slew rate of the driver output is internally limited to a maximum of 30V/µs in order to meet the EIA standards (EIA RS-232D 2.1.7, Paragraph 5). The transition of the loaded output from HIGH to LOW also meets the monotonicity requirements of the standard.

Figure 6 shows a loopback test circuit used to test the RS-232 Driver. Figure 8 shows the test results where the driver was active at 250kbps and loaded with an RS-232 receiver in parallel with a 1000pF capacitor. RS-232 data transmission rate of 250kbps provides compatibility with designs in personal computer peripherals and LAN applications.




Figure 6. Loopback Test Circuit for RS-232 Driver Data Transmission Rates




Figure 7. Loopback Test Circuit result at 250Kbps (Driver Fully Loaded)

Device: SP3221E							
SHUTDOWN EN T <sub>x</sub> OUT R <sub>x</sub> OUT							
0	0	High Z	Active				
0	1	High Z	High Z				
1	0	Active	Active				
1	1	Active	High Z				

Table 2. SHUTDOWN and EN Truth Tables

Note: In AUTO ON-LINE® Mode where ONLINE = GND and SHUTDOWN = V<sub>CC</sub>, the device will shut down if there is no activity present at the Receiver inputs.

#### Receiver

The receiver converts ±5.0V EIA/TIA-232 levels to TTL or CMOS logic output levels. The receiver has an inverting output that can be disabled by using the EN pin.

The receiver is active when the AUTO ON-LINE® circuitry is enabled or when in shutdown. During the shutdown, the receiver will continue to be active. If there is no activity present at the receiver for a period longer than 20µs or when SHUTDOWN is enabled, the device goes into a standby mode where the circuit draws 1µA. Driving EN to a logic HIGH forces the output of the receiver into high-impedance. The truth table logic of the SP3221E driver and receiver outputs can be found in Table 2.

Since receiver input is usually from a transmission line where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 300mV. This ensures that the receiver is virtually immune to noisy transmission lines. Should an input be left unconnected, an internal  $5k\Omega$  pull-down resistor to ground will commit the output of the receiver to a HIGH state.

## **Charge Pump**

The charge pump uses a unique approach compared to older less—efficient designs. The charge pump still requires four external capacitors, but uses a four—phase voltage shifting technique to attain symmetrical 5.5V power supplies. The internal power supply consists of a regulated dual charge pump that provides output voltages of +/-5.5V regardless of input voltage ( $V_{\rm CC}$ ) over the +3.0V to +5.5V range. This is important to maintain compliant RS-232 levels regardless of power supply fluctuations.

The charge pump operates in a discontinuous mode using an internal oscillator. If the output voltages are less than a magnitude of 5.5V, the charge pump is enabled. If the output voltages exceed a magnitude of 5.5V, the charge pump is disabled. This oscillator controls the four phases of the voltage shifting. A description of each phase follows.

#### Phase 1

- V  $_{SS}$  charge storage - During this phase of the clock cycle, the positive side of capacitors C  $_{\!\!1}$  and C  $_{\!\!2}$  are initially charged to V  $_{\!\!CC}.$  C  $_{\!\!1}^+$  is then switched to GND and the charge in C  $_{\!\!1}^-$  is transferred to C  $_{\!\!2}^-.$  Since C  $_{\!\!2}^+$  is connected to V  $_{\!\!CC},$  the voltage potential across capacitor C  $_{\!\!2}^-$  is now 2 times V  $_{\!\!CC}.$ 

#### Phase 2

—  $V_{\rm SS}$  transfer — Phase two of the clock connects the negative terminal of  $C_2$  to the  $V_{\rm SS}$  storage capacitor and the positive terminal of  $C_2$  to GND. This transfers a negative generated voltage to  $C_3$ . This generated voltage is regulated to a minimum voltage of -5.5V. Simultaneous with the transfer of the voltage to  $C_3$ , the positive side of capacitor  $C_1$  is switched to  $V_{\rm CC}$  and the negative side is connected to GND.

#### Phase 3

—  $\rm V_{DD}$  charge storage — The third phase of the clock is identical to the first phase — the charge transferred in  $\rm C_1$  produces – $\rm V_{CC}$  in the negative terminal of  $\rm C_1$ , which is applied to the negative side of capacitor  $\rm C_2$ . Since  $\rm C_2^+$  is at  $\rm V_{CC}$ , the voltage potential across  $\rm C_2$  is 2 times  $\rm V_{CC}$ .

#### Phase 4

—  $V_{\rm DD}$  transfer — The fourth phase of the clock connects the negative terminal of  $\rm C_2$  to GND, and transfers this positive generated voltage across  $\rm C_2$  to  $\rm C_4$ , the  $\rm V_{\rm DD}$  storage capacitor. This voltage is regulated to +5.5V. At this voltage, the internal oscillator is disabled. Simultaneous with the transfer of the voltage to  $\rm C_4$ , the positive side of capacitor  $\rm C_1$  is switched to  $\rm V_{\rm CC}$  and the negative side is switched to GND, allowing the charge pump cycle to begin again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V<sup>+</sup> and V<sup>-</sup> are separately generated from  $V_{\rm CC}$ , in a no–load condition V<sup>+</sup> and V<sup>-</sup> will be symmetrical. Older charge pump approaches that generate V<sup>-</sup> from V<sup>+</sup> will show a decrease in the magnitude of V<sup>-</sup> compared to V<sup>+</sup> due to the inherent inefficiencies in the design.




Figure 8. Charge Pump - Phase 1




Figure 9. Charge Pump - Phase 2




Figure 10. Charge Pump Waveforms




Figure 11. Charge Pump - Phase 3




Figure 12. Charge Pump - Phase 4

## **Charge Pump Capacitor selection**

The Exar charge pump is designed to operate reliably with a range of low cost capacitors. Either polarized or non polarized capacitors may be used. If polarized capacitors are used they should be oriented as shown in the Typical Operating Circuit. The V+ capacitor may be connected to either ground or Vcc (polarity reversed.)

The charge pump operates with  $0.1\mu F$  capacitors for 3.3V operation. For other supply voltages, see the table for required capacitor values. Do not use values smaller than those listed. Increasing the capacitor values (e.g., by doubling in value) reduces ripple

on the transmitter outputs and may slightly reduce power consumption. C2, C3, and C4 can be increased without changing C1's value

For best charge pump efficiency locate the charge pump and bypass capacitors as close as possible to the IC. Surface mount capacitors are best for this purpose. Using capacitors with lower equivalent series resistance (ESR) and self-inductance, along with minimizing parasitic PCB trace inductance will optimize charge pump operation. Designers are also advised to consider that capacitor values may shift over time and operating temperature.

Minimum recommended charge pump capacitor value				
Input Voltage V <sub>cc</sub> Charge pump capacitor value				
3.0V to 3.6V	C1 - C4 = 0.1µF			
4.5V to 5.5V	C1 = 0.047µF, C2-C4 = 0.33µF			
3.0V to 5.5V	C1 - C4 = 0.22µF			

Table 4. Capacitor selection table

## **AUTO ON-LINE® Circuitry**

The **SP3221E** device has **AUTO ON-LINE®** circuitry on board that saves power in applications such as laptop computers, PDA's, and other portable systems.

The SP3221E device incorporates an AUTO ON-LINE® circuit that automatically enables itself when the external transmitter is enabled and the cable is connected. Conversely, the AUTO ON-LINE® circuit also disables most of the internal circuitry when the device is not being used and goes into a standby mode where the device typically draws 1µA. This function is externally controlled by the ONLINE pin. When this pin is tied to a logic LOW, the AUTO ON-LINE® function is active. Once active, the device is enabled until there is no activity on the receiver input. The receiver input typically sees at least ±3V, which are generated from the transmitter at the other end of the cable with a ±5V minimum. When the external transmitter is disabled or the cable is disconnected. the receiver input will be pulled down by its internal  $5k\Omega$  resistor to ground. When this occurs over a period of time, the internal transmitter will be disabled and the device goes into a shutdown or standby mode. When the ONLINE pin is HIGH, the AUTO ON-LINE® mode is disabled.

The **AUTO ON-LINE**® circuit has two stages:

- 1) Inactive Detection
- 2) Accumulated Delay

The first stage, shown in Figure 14, detects an inactive input. A logic HIGH is asserted on  $R_xINACT$  if the cable is disconnected or the external transmitters are disabled. Otherwise,  $R_xINACT$  will be at a logic LOW.

The second stage of the **AUTO ON-LINE®** circuitry, shown in Figure 15, processes the receiver's R<sub>x</sub>INACT signal with an accumulated delay that disables the <u>device to</u> a 1μA typical supply current. The STATUS pin goes to a logic LOW when the cable is disconnected. The typical accumulated delay is around 20μs. When the **SP3221E** driver and internal charge pump are disabled, the supply current is reduced to 1μA typical. This can commonly occur in handheld or portable applications where the RS-232 cable is disconnected or the RS-232 driver of the connected peripheral are truned off.

The **AUTO ON-LINE**® mode can be disabled by the SHUTDOWN pin. If this pin is a logic LOW, the **AUTO ON-LINE**® function will not operate regardless of the logic state of the ONLINE pin. Table 3 summarizes the logic of the **AUTO ON-LINE**® operating modes. The truth table logic of the **SP3221E** driver and receiver outputs can be found in *Table 2*.

When the **SP3221E** device is shutdown, the charge pumps are turned off. V+ charge pump output decays to  $V_{\rm cc}$ , the V- output decays to GND. The decay time will depend on the size of capacitors used for the charge pump. Once in shutdown, the time required to exit the shut down state and have valid V+ and V- levels is typically 200 $\mu$ s.

For easy programming, the STATUS can be used to indicate DTR or a Ring Indicator signal. Tying ONLINE and SHUTDOWN together will bypass the AUTO ON-LINE® circuitry so this connection acts like a shutdown input pin

RS-232 SIGNAL AT RECEIVER INPUT	SHUTDOWN	ONLINE	STATUS	TRANSCEIVER STATUS
YES	HIGH	LOW	HIGH	Normal Operation (AUTO ON-LINE©)
YES	HIGH	HIGH	HIGH	Normal Operation
NO	HIGH	HIGH	LOW	Normal Operation
NO	HIGH	LOW	LOW	Shutdown (AUTO ON-LINE©)
YES	LOW	HIGH/LOW	HIGH	Shutdown
NO	LOW	HIGH/LOW	LOW	Shutdown

Table 3. AUTO ON-LINE® Logic




Figure 13. AUTO ON-LINE® Timing Waveforms




Figure 14. Stage I of AUTO ON-LINE® Circuitry

#### **ESD TOLERANCE**

The **SP3221E** device incorporates ruggedized ESD cells on the driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients. The improved ESD tolerance is at least <u>+</u>15kV without damage nor latch-up.

There are different methods of ESD testing applied:

- a) MIL-STD-883, Method 3015.7
- b) IEC61000-4-2 Air-Discharge
- c) IEC61000-4-2 Direct Contact

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in Figure 15. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the IC's tend to be handled frequently.

The IEC-61000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC-61000-4-2 is that the system is required to withstand an amount of static electricity when

ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC61000-4-2 is shown on Figure 16. There are two methods within IEC61000-4-2, the Air Discharge method and the Contact Discharge method. With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed. The Contact Discharge Method applies the

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.




Figure 15. ESD Test Circuit for Human Body Model




Figure 16. ESD Test Circuit for IEC61000-4-2

The circuit model in Figures 15 and 16 represent the typical ESD testing circuit used for all three methods. The  $C_{\rm S}$  is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through  $R_{\rm S}$ , the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.

For the Human Body Model, the current limiting resistor ( $R_s$ ) and the source capacitor ( $C_s$ ) are 1.5k $\Omega$  an 100pF, respectively. For IEC-61000-4-2, the current limiting resistor ( $R_s$ ) and the source capacitor ( $C_s$ ) are 330 $\Omega$  an 150pF, respectively.

The higher  $C_s$  value and lower  $R_s$  value in the IEC-61000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.






Figure 17. ESD Test Waveform for IEC61000-4-2

DEVICE PIN TESTED	HUMAN BODY MODEL	Air Discharge	IEC61000-4-2 Direct Contact	Level
Driver Output	±15kV	±15kV	±8kV	4
Receiver Input	±15kV	±15kV	±8kV	4


Table 5. Transceiver ESD Tolerance Levels






16 Pin TSSOP JEDEC MO-153 Variation AB							
SYMBOLS	DIMENSIONS IN MM (Control Unit)				SIONS IN ference		
	MIN	NOM	MAX	MIN	NOM	MAX	
Α	_		1.20	_	_	0.047	
A1	0.05	_	0.15	0.002	_	0.006	
A2	0.80	1.00	1.05	0.031	0.039	0.041	
b	0.19	_	0.30	0.007	_	0.012	
С	0.09	_	0.20	0.004	_	0.008	
E	6.40 BSC			0.252 BSC			
E1	4.30	4.40	4.50	0.169	0.173	0.177	
е	С	.65 BS	SC .	0.026 BSC			
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1	1	.00 RE	F	0.039 REF			
L2		).25 BS	SC .	0	.010 B	SC	
R	0.09	_	_	0.035	_	_	
R1	0.09	_	_	0.035	_	_	
θ	12° REF		-	12° RE	F		
θ1	0,		8°	0,	_	8°	
D	4.90	5.00	5.10	0.193	0.197	0.200	
N		16			16		

Top View







Side View

PACKAGE OUTLINE SSOP 5.3mm BODY JEDEC MO-150						
SYMBOLS	COMMON DIMENSIONS IN MM (Control Unit)			COMMON DIMENSIONS IN INCH (Reference Unit)		
	MIN	NOM	MAX	MIN	NOM	MAX
Α	-	_	2.00	_	_	0.079
A1	0.05	_	_	0.002	_	-
A2	1.65	1.75	1.85	0.065	0.069	0.073
b	0.22	_	0.38	0.009	_	0.015
С	0.09	_	0.25	0.004	_	0.010
D	SEE VARIATIONS					
E	7.40	7.80	8.20	0.291	0.307	0.323
E1	5.00	5.30	5.60	0.197	0.209	0.220
е	0.65 BSC			0.026 BSC		
L	0.55	0.75	0.95	0.022	0.030	0.037
L1	1.25 REF			0.049 REF		
L2	0.25 BSC			0.010 BSC		
N	SEE VARIATIONS					
R1	0.09	_	_	0.004		_
a	0.	4.	8.	0.	4.	8.

Recommended PCB Land Pattern





Front View

VARIATIONS								
SYMBOLS	DIMENSIONS IN MM (Control Unit)			DIMENSIONS IN INCH (Reference Unit)				VARIATIONS
S .	MIN	NOM	MAX	MIN	NOM	MAX	N	SNO
D	2.70	3.00	3.30	0.106	0.118	0.130	8	AA
D	5.90	6.20	6.50	0.232	0.244	0.256	14	AB
D	5.90	6.20	6.50	0.232	0.244	0.256	16	AC
D	6.90	7.20	7.50	0.272	0.283	0.295	18	AD
D	6.90	7.20	7.50	0.272	0.283	0.295	20	ΑE
D	7.90	8.20	8.50	0.311	0.323	0.335	24	AG
D	9.90	10.20	10.50	0.390	0.402	0.413	28	AH

## ORDERING INFORMATION(1)

Part Number	Temperature Range	Package	Packaging Method	Lead-Free <sup>(2)</sup>
SP3221EEA-L/TR	-40°C to +85°C	16-pin SSOP	Tape and Reel	Yes
SP3221EEY-L/TR	-40°C to +85°C	16-pin TSSOP	Tape and Reel	Yes

#### NOTES:

- Refer to <a href="https://www.maxlinear.com/SP3221E">www.maxlinear.com/SP3221E</a> for most up-to-date Ordering Information.
   Visit <a href="https://www.maxlinear.com">www.maxlinear.com</a> for additional information on Environmental Rating.