

Description

The **SP334** is a programmable RS-232 and/or RS-485 transceiver IC. The SP334 contains three drivers and five receivers when selected in RS-232 mode; and two drivers and two receivers when selected in RS-485 mode.


The RS-232 transceivers can typically operate at 230kbps while adhering to the RS-232 specifications. The RS-485 transceivers can operate up to 10Mbps while adhering to the RS-485 specifications. The RS-485 drivers can be disabled (High-Z output) by the TXEN enable pin. The RS-232 and RS-485 receiver outputs can be disabled by the RXEN pin.

FEATURES

- +5V Single Supply Operation
- Software Programmable RS-232 or RS-485 Selection
- Three RS-232 Drivers and Five Receivers in RS-232 Mode
- Two RS-485 Full-Duplex Transceivers in RS-485 Mode
- Full Differential Driver Tri-State (Hi-Z) Control
- Receiver Output Tri-State Control

Ordering Information - [Back Page](#)

Typical Applications Circuit



Absolute Maximum Ratings

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V_{CC} +7V

Input Voltages

Logic -0.5V to ($V_{CC} + 0.5V$)

Drivers -0.5V to ($V_{CC} + 0.5V$)

Receivers..... $\pm 30V$ @ $\leq 100mA$

Driver Outputs $\pm 15V$

Maximum Data Rate 8Mbps⁽¹⁾

Storage Temperature -65°C to +150°C

Power Dissipation

28-pin WSOIC 1000mW

Package Derating

28-pin WSOIC

Θ_{JA} 40°C/W

NOTE:

1. Exceeding the maximum data rate of 8Mbps at $T_A = 85^\circ C$ may permanently damage the device.

Electrical Characteristics

Limits are specified at $T_A = 25^\circ C$ and $V_{CC} = +5.0V$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Logic Inputs					
V_{IL}			0.8	V	
V_{IH}	2.0			V	
Logic Outputs					
V_{OL}			0.4	V	$I_{OUT} = -3.2mA$
V_{OH}	2.4			V	$I_{OUT} = 1.0mA$
Output Tri-state Leakage		10		μA	$0.4V \leq V_{OUT} \leq +2.4V$
RS-232 Driver					
DC Characteristics					
HIGH Level Output	+5.0		+15.0	V	$R_L = 3k\Omega, V_{IN} = 0.8V$
LOW Level Output	-15.0		-5.0	V	$R_L = 3k\Omega, V_{IN} = 2.0V$
Open Circuit Voltage	-15		+15	V	
Short Circuit Current			± 100	mA	$V_{OUT} = 0V$
Power Off Impedance	300			Ω	$V_{CC} = 0V, V_{OUT} = \pm 2.0V$
AC Characteristics					
Slew Rate			30	V/ μs	$R_L = 3k\Omega, C_L = 50pF; V_{CC} = +5.0V, T_A @ 25^\circ C$
Transistion Time			1.56	μs	$R_L = 3k\Omega, C_L = 2500pF; \text{ between } \pm 3V, T_A @ +25^\circ C$
Maximum Data Rate	120	235		kbps	$R_L = 3k\Omega, C_L = 2500pF$
Propagation Delay t_{PHL}		2	8	μs	Measured from 1.5V of V_{IN} to 50% of V_{OUT} ; $R_L = 3k\Omega$
Propagation Delay t_{PLH}		2	8	μs	
RS-232 Receiver					
DC Characteristics					
HIGH Threshold		1.7	3.0	V	
LOW Threshold	0.8	1.2		V	
Receiver Open Circuit Bias			+2.0	V	
Input Impedance	3	5	7	k Ω	$V_{IN} = +15V \text{ to } -15V$

Electrical Characteristics (Continued)

Limits are specified at $T_A = 25^\circ\text{C}$ and $V_{CC} = +5.0\text{V}$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-232 Receiver (Continued)					
AC Characteristics					
Maximum Data Rate	120	235		kbps	
Propagation Delay t_{PHL}		0.25	1	μs	Measured from 50% of V_{IN} to 1.5V of V_{OUT}
Propagation Delay t_{PLH}		0.25	1	μs	
RS-485 Driver					
DC Characteristics					
Open Circuit Voltage			6.0	V	
Differential Output	1.5		5.0	V	$R_L = 54\Omega$, $C_L = 50\text{pF}$
Balance			± 0.2	V	$ V_T - \bar{V}_T $
Common-Mode Output			3.0	V	
Output Current	28.0			mA	$R_L = 54\Omega$
Short Circuit Current			± 250	mA	Terminated in -7V to +10V
AC Characteristics					
Maximum Data Rate	10			Mbps	$R_L = 54\Omega$
Maximum Data Rate			8	Mbps	$R_L = 54\Omega$, $T_A = +85^\circ\text{C}^{(1)}$
Output Transition Time		30		ns	Rise/Fall time, 10% - 90%
Propagation Delay t_{PHL}		80	120	ns	See Figures 3 & 5, $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100\text{pF}$
Propagation Delay t_{PLH}		80	120	ns	
Driver Output Skew		5	20	ns	Per Figure 5, $t_{SKEW} = t_{DPHL} - t_{DPLH} $
Enable Timing					
Enable Time (see Figures 4 and 6)					
Enable to LOW		100	150	ns	$C_L = 15\text{pF}$, S_1 Closed
Enable to HIGH		100	150	ns	$C_L = 15\text{pF}$, S_2 Closed
Disable Time (see Figures 4 and 6)					
Disable from LOW		100	120	ns	$C_L = 15\text{pF}$, S_1 Closed
Disable from HIGH		100	120	ns	$C_L = 15\text{pF}$, S_2 Closed
RS-485 Receiver					
DC Characteristics					
Common Mode Range	-7.0		+12	V	
Receiver Sensitivity			± 0.2	V	$-7\text{V} \leq V_{CM} \leq +12\text{V}$
Input Impedance	12	15		k Ω	$-7\text{V} \leq V_{CM} \leq +12\text{V}$
AC Characteristics					
Maximum Data Rate	10			Mbps	
Maximum Data Rate			8	Mbps	$T_A = +85^\circ\text{C}^{(1)}$
Propagation Delay t_{PHL}		130	200	ns	See Figures 3 & 7, $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100\text{pF}$
Propagation Delay t_{PLH}		130	200	ns	
Differential Receiver Skew		10	20	ns	$t_{SKEW} = t_{PHL} - t_{PLH} $, $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100\text{pF}$, see Figure 8

Electrical Characteristics, Continued


Limits are specified at $T_A = 25^\circ\text{C}$ and $V_{CC} = +5.0\text{V}$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-485 Receiver (Continued)					
Enable Timing					
Enable Time (see Figures 2 and 8)					
Enable to LOW		100	150	ns	$C_L = 15\text{pF}$, S_1 Closed
Enable to HIGH		100	150	ns	$C_L = 15\text{pF}$, S_2 Closed
Disable Time (see Figures 2 and 8)					
Disable from LOW		100	120	ns	$C_L = 15\text{pF}$, S_1 Closed
Disable from HIGH		100	120	ns	$C_L = 15\text{pF}$, S_2 Closed
Power Requirements					
Supply Voltage V_{CC}	+4.75		+5.25	V	
Supply Current I_{CC}					
No Load (T_X Disabled)		12	20	mA	$\overline{\text{TXEN}} = 0\text{V}$
No Load (RS-232 Mode)		20	50	mA	$\overline{\text{RS232/RS485}} = 0\text{V}$
No Load (RS-485 Mode)		15	50	mA	$\overline{\text{RS232/RS485}} = +5\text{V}$
Environmental					
Operating Temperature					
Commercial ($_C_$)	0		70	$^\circ\text{C}$	
Industrial ($_E_$)	-40		+85	$^\circ\text{C}$	
Storage Temperature	-65		+150	$^\circ\text{C}$	

NOTE:

- Exceeding the maximum data rate of 8Mbps at $T_A = 85^\circ\text{C}$ may permanently damage the device.

Receiver Input Graph



Test Circuits




Figure 1. Driver DC Test Load Circuit




Figure 2. Receiver Timing Test Load Circuit




Figure 3. Driver / Receiver Timing Test Circuit





Figure 4. Driver Timing Test Load #2 Circuit

Switching Waveforms



$$t_{\text{SKEW}} = |t_{\text{DPLH}} - t_{\text{DPHL}}|$$

Figure 5. Driver Propagation Delays




Figure 6. Driver Enable and Disable Times




Figure 7. Receiver Propagation Delays

Switching Waveforms (Continued)




Figure 8. Receiver Enable and Disable Times




Figure 9. Typical RS-232 Driver Output





Figure 10. Typical RS-485 Driver Output

Pinout



(in RS-232 Mode)

Figure 11. SP334 Pinout

Typical Operating Circuits




Figure 12. Typical Operating Circuits

Theory of Operation

The SP334 is made up of four separate circuit blocks: the charge pump, drivers, receivers, and decoder. Each of these circuit blocks is described in more detail below.

Charge-Pump

The charge pump is an Exar-patented design (U.S. 5,306,954) and uses a unique approach compared to older less efficient designs. The charge pump still requires four external capacitors, but uses a four-phase voltage shifting technique to attain symmetrical 10V power supplies. Figure 17(a) shows the waveform found on the positive side of capacitor C₂, and Figure 17(b) shows the negative side of capacitor C₂. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1: V_{SS} Charge Storage

During this phase of the clock cycle, the positive side of capacitors C₁ and C₂ are initially charged to +5V. C₁⁺ is then switched to ground and charge on C₁⁻ is transferred to C₂⁻. Since C₂⁺ is connected to +5V, the voltage potential across capacitor C₂ is now 10V.

Phase 2: V_{SS} Transfer

Phase two of the clock connects the negative terminal of C₂ to the V_{SS} storage capacitor and the positive terminal of C₂ to ground, and transfers the generated -10V to C₃. Simultaneously, the positive side of capacitor C₁ is switched to +5V and the negative side is connected to ground.

Phase 3: V_{DD} Charge Storage

The third phase of the clock is identical to the first phase; the charge transferred in C₁ produces -5V in the negative terminal of C₁, which is applied to the negative side of capacitor C₂. Since C₂⁺ is at +5V, the voltage potential across C₂ is 10V.

Phase 4: V_{DD} Transfer

The fourth phase of the clock connects the negative terminal of C₂ to ground and transfers the generated 10V across C₂ to C₄, the V_{DD} storage capacitor. Again, simultaneously with this, the positive side of capacitor C₁ is switched to +5V and the negative side is connected to ground, and the cycle begins again.

Since both V₊ and V₋ are separately generated from V_{CC} in a no-load condition, V₊ and V₋ will be symmetrical. Older charge pump approaches that generate V₋ from V₊ will show a decrease in the magnitude of V₋ compared to V₊ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 15kHz. The external capacitors must be 0.1μF with a 16V breakdown rating.

External Power Supplies

For applications that do not require +5V only, external supplies can be applied at the V₊ and V₋ pins. The value of the external supply voltages must be no greater than ±10V. The current drain for the ±10V supplies is used for RS-232. For the RS-232 driver the current requirement will be 3.5mA per driver. The external power supplies should provide a power supply sequence of :+10V, then +5V, followed by -10V.




Figure 13. Charge Pump Phase 1




Figure 14. Charge Pump Phase 2




Figure 15. Charge Pump Phase 3




Figure 16. Charge Pump Phase 4




Figure 17. Charge Pump Waveforms

Drivers

The SP334 has three independent RS-232 single-ended drivers and two differential RS-485 drivers. Control for the mode selection is done by the $\overline{\text{RS232/RS485}}$ select pin. The drivers are pre-arranged such that for each mode of operation the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the requirements of clock, data, and control line signal levels. Unused driver inputs can be left floating; however, to ensure a desired state with no input signal, pull-up resistors to +5V or pull-down resistors to ground are suggested. Since the driver inputs are both TTL or CMOS compatible, any value resistor less than 100k Ω will suffice.

When in RS-232 mode, the single-ended RS-232 drivers produce compliant RS-232E and ITU V.28 signals. Each of the three drivers output single-ended bipolar signals in excess of $\pm 5\text{V}$ with a full load of 3k Ω and 2500pF applied as specified. These drivers can also operate at least 120kbps.

When programmed to RS-485 mode, the differential RS-485 drivers produce compliant RS-485 signals. Each RS-485 driver outputs a unipolar signal on each output pin with a magnitude of at least 1.5V while loaded with a worst case of 54 Ω between the driver's two output pins. The signal levels and drive capability of the RS-485 drivers allow the drivers to also comply with RS-422 levels. The transmission rate for the differential drivers is 10Mbps.

Receivers

The SP334 has five single-ended receivers when programmed for RS-232 mode and two differential receivers when programmed for RS-485 mode.

Control for the mode selection is done the same select pin as in the drivers. As the operating mode of the receivers is changed, the electrical characteristics will change to support the requirements of the appropriate serial standard. Unused receiver inputs can be left floating without causing oscillation. To ensure a desired state of the receiver output, a pull-up resistor of 100k Ω to +5V should be connected to the inverting input for a logic low, or the non-inverting input for a logic high. For single-ended receivers, a pull-down resistor to ground of 5k Ω is internally connected, which will ensure a logic high output.

The RS-232 receiver has a single-ended input with a threshold of 0.8V to 2.4V. The RS-232 receiver has an operating voltage range of $\pm 15\text{V}$ and can receive signals up to 120kbps. RS-232 receivers are used in RS-232 mode for all signal types include data, clock, and control lines of the RS-232 serial port.

The differential RS-485 receiver has an input impedance of 15k Ω and a differential threshold of $\pm 200\text{mV}$. Since the characteristics of an RS-422 receiver are actually subsets of RS-485, the receivers for RS-422 requirements are identical to the RS-485 receivers. All of the differential receivers can receive data up to 10Mbps.

Enable Pins

The SP334 drivers can be enabled by use of the TXEN pin. A logic HIGH will enable the driver outputs and a logic LOW will tri-state the outputs. The drivers can only be tri-stated in RS-485 mode. The drivers are always active in RS-232 mode.

The Receiver outputs can also be tri-stated by the use of the RXEN pin. A logic LOW will enable the receiver outputs and a logic HIGH will tri-state the outputs. The receiver tri-state capability is offered for both RS-232 and RS-485 modes. The input impedance of the receivers during tri-state is at least 12kΩ.

Applications

The SP334 allows the user flexibility in having a RS-232 or RS-485 serial port without using two different discrete active IC's. Figure 18 shows a connection to a standard DB-9 RS-232 connector. In RS-485 mode, the SP334 is a full duplex transceiver, however, a half duplex configuration can be made by connecting the driver outputs to receiver inputs.






Figure 18. SP334 Configuration to a DB-9 Serial Port


Mechanical Dimensions

WSOIC28

Top View



Side View



Front View

PACKAGE OUTLINE SOIC .300" BODY JEDEC MS-013 VARIATION AE						
SYMBOLS	COMMON DIMENSIONS IN MM (Control Unit)			COMMON DIMENSIONS IN INCHES (Reference Unit)		
	MIN	NOM	MAX	MIN	NOM	MAX
A	2.35	—	2.65	0.093	—	0.104
A1	0.10	—	0.30	0.004	—	0.012
A2	2.05	—	2.55	0.081	—	0.100
b	0.31	—	0.51	0.012	—	0.020
c	0.20	—	0.33	0.008	—	0.013
E	10.30 BSC			0.406 BSC		
E1	7.50 BSC			0.295 BSC		
e	1.27 BSC			0.050 BSC		
h	0.25	—	0.75	0.010	—	0.030
L	0.40	—	1.27	0.016	—	0.050
L1	1.40 REF			0.055 REF		
L2	0.25 BSC			0.010 BSC		
R	0.07	—	—	0.003	—	—
R1	0.07	—	—	0.003	—	—
θ	0°	—	8°	0°	—	8°
$\theta1$	5°	—	15°	5°	—	15°
$\theta2$	0°	—	—	0°	—	—
D	17.90 BSC			0.705 BSC		
N	28					

Drawing No: POD-00000106

Revision: B