

## 300mA/500mA Low Noise CMOS LDO Regulators

Rev. 2.0.2

May 17, 2021

## **GENERAL DESCRIPTION**

The SP6203 and SP6205 are ultra low noise CMOS LDOs with very low dropout and ground current. The noise performance is achieved by means of an external bypass capacitor without sacrificing turn-on and turn-off speed critical to portable applications. Extremely stable and easy to use, these devices offer excellent Line/Load PSRR and regulation. Target applications include battery-powered equipment such as portable and wireless products. Regulators' ground current increases only slightly in dropout. Fast turn-on/turn-off enable control and an internal  $30\Omega$  pull down on output allows quick discharge of output even under no load conditions. Both LDOs are protected with current limit and thermal shutdown.

The SP6205 is available in fixed & adjustable output voltage versions and come in an industry standard 5-pin SOT-23 and small 2X3mm 8-pin DFN packages. For SC-70 100mA CMOS LDO, SP6213 is available.

## APPLICATIONS

- Battery-Powered Systems
- Medical Equipments
- MP3/CD Players
- Digital Cameras

## **FEATURES**

- 300mA/500mA Output Current
  - SP6203: 300mA SP6205: 500mA
  - Low Dropout Voltage:  $0.6\Omega$  PMOS FET
- 2.7V to 5.5V Input Voltage
  - Fixed and Adjustable Output Voltage
  - Accurate Output Voltage: 2% over Temp.
- 67dB Power Supply Rejection Ratio
- 12µV<sub>RMS</sub> Low Output Noise
- Unconditionally Stable with 2.2µF Ceramic
- Low Quiescent Current: 45µA
- Low Ground Current: 350µA at 500mA
- Fast Turn-On and Turn-Off: 60µS
- Very Good Load/Line Regulation: 0.07/0.04 %
- Current Limit and Thermal Protection
- RoHS Compliant "Green"/Halogen Free 5-Pin SOT23 and 8-Pin DFN Packages




Fig. 1: SP6203/SP6205 Application Diagram

## **TYPICAL APPLICATION DIAGRAM**





### **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V <sub>IN</sub>	2V to 6.0V
Output Voltage V <sub>OUT</sub>	0.6V to $V_{IN}$ +1V
Enable Input Voltage V <sub>EN</sub>	2V to 6V
Storage Temperature	65°C to 150°C
Power Dissipation	. Internally Limited <sup>1</sup>
Lead Temperature (Soldering, 5 sec)	+260°C
Junction Temperature	+150°C

### **OPERATING RATINGS**

Input Voltage Range VIN	+2.7V to +5.5V
Enable Input Voltage VEN	0 to 5.5V
Junction Temperature Range	40°C to +125°C
Thermal Resistance	
SOT-23-5 (θ <sub>JA</sub> )	191°C/W
DFN-8 (θ <sub>JA</sub> )	59°C/W

Note 1: Maximum power dissipation can be calculated using the formula:  $P_D = (T_J \ (max) - T_A) \ / \ \theta_{JA}$ , where  $T_J(max)$  is the junction temperature,  $T_A$  is the ambient temperature and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.  $\theta_{JC}$  is 6°C/W for this package. Exceeding the maximum allowable power dissipation will result in excessive die temperature and the regulator will go into thermal shutdown mode.

## **ELECTRICAL SPECIFICATIONS**

Specifications with standard type are for an Operating Junction Temperature of  $T_J = 25^{\circ}C$  only; limits applying over the full Operating Junction Temperature range are denoted by a "•". Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}C$ , and are provided for reference purposes only. Unless otherwise indicated,  $V_{IN} = (V_{OUT} + 0.5V)$  to 6V,  $C_{IN} = 2.2\mu$ F,  $C_{OUT} = 2.2\mu$ F and  $I_{OUT} = 100\mu$ A,  $T_J = -40^{\circ}C$  to 85°C.

Parameter	Min.	Тур.	Max.	Units		Conditions
Input Voltage			6	V	٠	
Output Voltage	-2		+2	%	٠	Variation from specified Vout
Output Voltage Temperature Coefficient <sup>2</sup>		50		ppm/°C		Δ Vουτ/ΔΤ
Reference Voltage	1.225	1.25	1.275	V	•	Adjustable version only
Line Regulation		0.04	0.3	%/V		$\Delta V_{OUT}$ (V <sub>IN</sub> below 6V)
Load Regulation <sup>3</sup>		0.07 0.13	0.3 0.5	%		$I_{OUT} = 0.1$ mA to 300mA (SP6203) $I_{OUT} = 0.1$ mA to 500mA (SP6205)
Dropout Voltage for $V_{OUT} \ge 3.0V^4$		0.06 60 120 180 300	300 500	mV	•	I <sub>OUT</sub> = 0.1mA I <sub>OUT</sub> = 100mA I <sub>OUT</sub> = 200mA I <sub>OUT</sub> = 300mA (SP6203) I <sub>OUT</sub> = 500mA (SP6205)
Ground Pin Current⁵		45 110 175 235 350	100 330 490	μA	•	$\begin{split} I_{OUT} &= 0.1 \text{mA} \left( I_{QUIESCENT} \right) \\ I_{OUT} &= 100 \text{mA} \\ I_{OUT} &= 200 \text{mA} \\ I_{OUT} &= 300 \text{mA} \left( \text{SP6203} \right) \\ I_{OUT} &= 500 \text{mA} \left( \text{SP6205} \right) \end{split}$
Shutdown Supply Current		0.01	1	μA	٠	$V_{EN} < 0.4V$ (shutdown)
Current Limit	0.33 0.55	0.50 0.85	0.8 1.4	A		$V_{OUT} = 0V (SP6203)$ $V_{OUT} = 0V (SP6205)$
Thermal Shutdown Junction Temperature		170		°C		Regulator Turns off
Thermal Shutdown Hysteresis		12		°C		Regulator turns on again at 158°C
Power Supply Rejection Ratio		67		dB		f ≤ 1kHz
Output Noise Voltage <sup>6</sup>		150 630 12 50	75	μV <sub>RMS</sub>		$\begin{array}{l} C_{\text{BYP}} = 0nF, \ I_{\text{OUT}} = 0.1mA \\ C_{\text{BYP}} = 0nF, \ I_{\text{OUT}} = 300mA \\ C_{\text{BYP}} = 10nF, \ I_{\text{OUT}} = 0.1mA \\ C_{\text{BYP}} = 10nF, \ I_{\text{OUT}} = 300mA \end{array}$
Thermal Regulation <sup>7</sup>		0.05		%/W		$\Delta V_{OUT} / \Delta P_D$
Wake-Up Time (T <sub>WU</sub> ) <sup>8</sup> (from shutdown mode)		25	50	μS		



## 300mA/500mA Low Noise CMOS LDO Regulators

Parameter	Min.	Тур.	Max.	Units		Conditions
Turn-On Time (T <sub>on</sub> ) <sup>9</sup> (from shutdown mode)		60	120	μS		$V_{IN} \ge 4V^{10}$ I_OUT = 30mA
Turn-Off Time (T <sub>OFF</sub> )		100 15	250 25	μS		$    I_{OUT} = 0.1 mA, V_{IN} \ge 4 V^{10} \\     I_{OUT} = 300 mA, V_{IN} \ge 4 V^{10} $
Output Discharge Resistance		30		Ω		No Load
Enable Input Logic Low Voltage			0.4	V	•	Regulator Shutdown
Enable Input Logic High Voltage	1.6			V	•	Regulator Enabled

Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are covered by the thermal regulation specification.

Note 4: Dropout-voltage is defined as the input to output differential at which the output voltage drops 2% below its nominal value measured at 1V differential.

Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the supply is the sum of the load current plus the ground pin current.

Note 6: Output noise voltage is defined within a certain bandwidth, namely 10Hz < BW < 100kHz. An external bypass cap (10nF) from reference output (BYP pin) to ground significantly reduces noise at output.


Note 7: Thermal regulation is defined as the change in output voltage at a time "t" after a change in power dissipation is applied, excluding load and line regulation effects. Specifications are for a 300mA load pulse at  $V_{IN} = 6V$  for t = 1ms.

Note 8: The wake-up time (T<sub>WU</sub>) is defined as the time it takes for the output to start rising after enable is brought high.

Note 9: The total turn-on time is called the settling time  $(T_s)$ , which is defined as the condition when both the output and the bypass node are within 2% of their fully enabled values when released from shutdown.

Note 10: For output voltage versions requiring  $V_{IN}$  to be lower than 4V, timing  $(T_{ON} \& T_{OFF})$  increases slightly.

## **BLOCK DIAGRAM**



#### Fig. 2: SP6203/SP6205 Functional Diagram



### **PIN ASSIGNMENT**




Fig. 3: SP6203/SP6205 Pin Assignment

## **PIN DESCRIPTION**

Name	SOT-23-5	Description
V <sub>IN</sub>	1	Power Supply Input
GND	2	Ground Terminal
EN	3	Enable/Shutdown - Logic high = enable - Logic low = shutdown
BYP/ADJ	4	Bypass - Fixed voltage option: Reference bypass input for ultra-quiet operation. Connecting a 10nF cap on this pin reduces output noise. Adjustable Input – Adjustable voltage option: Adjustable regulator feedback input. Connect to a resistive voltage- Divider network.
Vout	5	Regulator Output Voltage

Name	DFN-8	Description
ADJ	1	Adjustable Input – Adjustable voltage option: Adjustable regulator feedback input. Connect to a resistive voltage- Divider network.
NC	2	No Connect
GND	3	Ground Terminal
EN	4	Enable/Shutdown - Logic high = enable - Logic low = shutdown
VIN	5	Power Supply Input
NC	6	No Connect
NC	7	No Connect
V <sub>OUT</sub>	8	Regulator Output Voltage



## **ORDERING INFORMATION**

Part Number	Ambient Temperature Range	Lead-Free	Package	Packing Method	Voltage Option
SP6203EM5-L-2-8/TR					2.8V
SP6205EM5-L/TR	-40°C≤T <sub>A</sub> ≤+125°C		SOT-23-5		ADJ
SP6205EM5-L-3-0/TR		Yes	501-23-5	Tape & Reel	3.0V
SP6205EM5-L-3-3/TR					3.3V
SP6205ER-L/TR			DFN8		ADJ

**NOTE:** For the most up-to-date ordering information and additional information on environment rating, go to www.maxlinear.com/SP6203 and www.maxlinear.com/SP6205.





## **TYPICAL PERFORMANCE CHARACTERISTICS**

All data taken at  $V_{IN} = 2.7V$  to 5.5V,  $T_J = T_A = 25$ °C, unless otherwise specified - Schematic and BOM from Application Information section of this datasheet.




Fig. 4: Current Limit




Fig. 6: Turn-Off Time,  $R_{LOAD}=6\Omega$  (500mA)




Fig. 8: Load Regulation,  $I_0=100\mu A \sim 500 m A$ 




Fig. 5: Turn-On Time,  $R_{LOAD}$ =50 $\Omega$  (60mA)




Fig. 7: Turn-Off Time,  $R_{LOAD}$ =30K $\Omega$  (0.1mA)




Fig. 9: Regulation, Line Step from 4V to 6V, Io=1mA







Fig. 10: Start Up Waveform,  $V_{IN}$ =3.5V,  $I_{O}$ =500mA






Fig. 11: Start Up Waveform, Slow  $V_{\mbox{\scriptsize IN}}$  , No Load




Fig. 12: Start Up Waveform, Slow V<sub>IN</sub>, 500mA Output Load Fig. 13: Start Up Waveform, Slow V<sub>IN</sub>, C<sub>OUT</sub>=1000µF, I<sub>O</sub>=0mA





Fig. 14: Start Up Waveform, Slow V\_{IN}, C\_{OUT}=1000 \mu F, I\_0=500 m A








Fig. 16: Fast  $V_{IN}$ , 500mA Output Load




Fig. 17: Fast  $V_{\text{IN}}$  = 1000 $\mu\text{F}$  Output Load






Fig. 18: Fast  $V_{IN}$  ,  $C_{OUT}$ =1000µF,  $I_{O}$ =500mA



Output Noise (uVrms), Cbyp = 10nF







## THEORY OF OPERATION

#### GENERAL OVERVIEW

The SP6203/6205 is intended for applications where very low dropout voltage, low supply current and low output noise are critical, even with high load conditions (500mA maximum). Unlike bipolar regulators, the SP6203/6205 (CMOS LDO) supply current increases only slightly with load current.

The SP6203/6205 contains an internal bandgap reference which is fed into the inverting input of the LDO-amplifier. The output voltage is then set by means of a resistor divider and compared to the bandgap reference voltage. The error LDO-amplifier drives the gate of a P-channel MOSFET pass device that has a  $R_{DS(ON)}$  of  $0.6\Omega$  at 500mA producing a 300mV drop at the output.

Furthermore, the SP6203/6205 has its own current limit circuitry (500mA/850mA) to ensure that the output current will not damage the device during output short, overload or start-up.

Also, the SP6203/6205 includes thermal shut-down circuitry to turn off the device when the junction temperature exceeds 170°C and it re-mains off until the temperature drops by 12°C.

#### ENABLE/SHUTDOWN OPERATION

The SP6203/6205 is turned off by pulling the  $V_{\text{EN}}$  pin below 0.4V and turned on by pulling it above 1.6V.

If this enable/shutdown feature is not required, it should be tied directly to the input supply voltage to keep the regulator output on at all time.

While in shutdown,  $V_{OUT}$  quickly falls to zero (turn-off time is dependent on load conditions and output capacitance on  $V_{OUT}$ ) and power consumption drops nearly to zero.

#### INPUT CAPACITOR

A small capacitor of  $2.2\mu$ F is required from V<sub>IN</sub> to GND if a battery is used as the power source. Any good quality electrolytic, ceramic

or tantalum capacitor may be used at the input.

#### OUTPUT CAPACITOR

An output capacitor is required between  $V_{OUT}$  and GND to prevent oscillation. A 2.2µF output capacitor is recommended.

Larger values make the chip more stable which means an improvement of the regulator's transient response. Also, when operating from other sources than batteries, supply-noise rejection can be improved by increasing the value of the input and output capacitors and using passive filtering techniques.

For a lower output current, a smaller output capacitance can be chosen.

Finally, the output capacitor should have an effective series resistance (ESR) of  $0.5\Omega$  or less.

Therefore, the use of good quality ceramic or tantalum capacitors is advised.

#### BYPASS CAPACITOR

A bypass pin (BYP) is provided to decouple the bandgap reference. A 10nF external capacitor connected from BYP to GND reduces noise present on the internal reference, which in turn significantly reduces output noise and also improves power supply rejection. Note that the minimum value of C<sub>OUT</sub> must be increased to maintain stability when the bypass capacitor is used because CBYP reduces the regulator phase margin. If output noise is not a concern, this input may be left unconnected. Larger capacitor values may be used to further improve power supply rejection, but result in a longer time period (slower turn on) to settle output voltage when power is initially applied.


#### NO LOAD STABILITY

The SP6203/6205 will remain stable and in regulation with no external load (other than the internal voltage driver) unlike many other voltage regulators. This is especially important in CMOS RAM battery back-up applications.



#### TURN ON TIME

The turn on response is split up in two separate response categories: the wake up time (Twu) and the settling time (Ts). The wake up time is defined as the time it takes for the output to rise to 2% of its total value after being released from shutdown ( $E_N > 0.4V$ ). The settling time is defined as the condition where the output reaches 98% of its total value after being released from shutdown. The latter is also called the turn on time and is dependent on the output capacitor, a little bit on load and, if present, on a bypass capacitor.



## TURN OFF TIME

The turn off time is defined as the condition where the output voltage drops about 66% ( $\theta$ ) of its total value. 5 $\theta$  to 7 $\theta$  is the constant where the output voltage drops nearly to zero. There will always be a small voltage drop in shutdown because of the switch unless we short-circuit it. The turn off time of the output voltage is dependent on load conditions, output capacitance on V<sub>OUT</sub> (time constant  $\tau$  = R<sub>L</sub>C<sub>L</sub>) and also on the difference in voltage between input and output.

## THERMAL CONSIDERATIONS

The SP6203/6205 is designed to provide 300/500mA of continuous current in a tiny package. Maximum power dissipation can be calculated based on the output current and the voltage drop across the part. To determine the maximum power dissipation of the package, use the junction-to-ambient thermal resistance of the device and the following basic equation:

$$P_{D} = (T_{J(max)} - T_{A}) / \theta_{JA}$$

 $T_{J(max)}$  is the maximum junction temperature of the die and is 125°C.  $T_A$  is the ambient temperature.  $\theta_{JA}$  is the junction-to-ambient thermal resistance for the regulator and is layout dependent. The SOT-23-5 package has a  $\theta_{JA}$  of approximately 191°C/W for minimum PCB copper footprint area.

This results in a maximum power dissipation of:

 $P_{D(max)} = [(125^{\circ}C-25^{\circ}C)/(191^{\circ}C/W)] = 523 mW$ 

The actual power dissipation of the regulator circuit can be determined using one simple equation:

 $P_D = (V_{IN} - V_{OUT}) * I_{OUT} + V_{IN} * I_{GND}$ 

To prevent the device from entering thermal shutdown, maximum power dissipation cannot be exceeded.

Substituting  $P_{D(max)}$  for  $P_{D}$  and solving for the operating conditions that are critical to the application will give the maximum operating conditions for the regulator circuit. For example, if we are operating the SP6203 3.0V at room temperature, with a minimum footprint layout and output current of 300mA, the maximum input voltage can be determined, based on the equation below. Ground pin current can be taken from the electrical specifications table (0.23mA at 300mA).

 $390 \text{mW} = (V_{\text{IN}} - 3.0 \text{V}) * 300 \text{mA} + V_{\text{IN}} * 0.23 \text{mA}$ 

After calculations, we find that the maximum input voltage of a 3.0V application at 300mA of output current in a SOT-23-5 package is 4.7V.

So if the intent is to operate a 5V output version from a 6V supply at 300mA load and at a 25°C ambient temperature, then the actual total power dissipation will be:

 $P_D = ([6V-5V]*[300mA]) + (6V*0.23mA) = 301.4mW$ 

This is well below the 523mW package maximum. Therefore, the regulator can be used.

Note that the regulator cannot always be used at its maximum current rating. For example, in a 5V input to 3.0V output application at an ambient temperature of 25°C and operating at the full 500mA ( $I_{GND}$ =0.355mA) load, the



regulator is limited to a much lower load current, determined by the following equation:

 $523mW = ([5V-3V]*[I_{load(max)}]) + (5V*0.350mA)$ 

After calculation, we find that in such an application (SP6205) the regulator is limited to 260.6mA. Doing the same calculations for the 300mA LDO (SP6203) will limit the regulator's output current to 260.9mA.

Also, taking advantage of the very low dropout voltage characteristics of the SP6203/6205, power dissipation can be reduced by using the lowest possible input voltage to minimize the input-to-output drop.

## ADJUSTABLE REGULATOR APPLICATIONS

The SP6203/6205 can be adjusted to a specific output voltage by using two external resistors (see functional diagram). The resistors set the output voltage based on the following equation:

$$V_{OUT} = V_{REF} * (R1/R2 + 1)$$

Resistor values are not critical because ADJ (adjust) has a high input impedance, but for best performance use resistors of  $470 \text{K}\Omega$  or less.

## DUAL-SUPPLY OPERATION

When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.

#### LAYOUT CONSIDERATIONS

The primary path of heat conduction out of the package is via the package leads. Therefore, careful considerations have to be taken into account:

1) Attaching the part to a larger copper footprint will enable better heat transfer from the device, especially on PCB's where there are internal ground and power planes.

2) Place the input, output and bypass capacitors close to the device for optimal transient response and device behavior.


3) Connect all ground connections directly to the ground plane. In case there's no ground plane, connect to a common local ground point before connecting to board ground.

Such layouts will provide a much better thermal conductivity (lower  $\theta_{JA}$ ) for, a higher maximum allowable power dissipation limit.



## **MECHANICAL DIMENSIONS**

## 8-PIN DFN 2X3



SYMBOL	MIN	NOM	MAX								
Α	0.80	1.00									
A1	0.00	0.02	0.05								
A3	(	).20 RE	F								
b	0.18	0.25	0.30								
D	2.00 BSC										
E	3.00 BSC										
e	0	).50 BS(	0								
D2	1.50	-	1.75								
E2	1.60	-	1.90								
к	0.20	-	-								
L	0.30	0.40	0.50								
θ	0	-	14								
N		8									

TERMINAL DETAILS

- ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.
- DIMENSIONS AND TOLERANCE PER JEDEC MO-229.


Drawing No.: POD-000000132 Revision: A




300mA/500mA Low Noise CMOS LDO Regulators

## **RECOMMENDED LAND PATTERN AND STENCIL**

## 8-PIN DFN 2X3



TYPICAL RECOMMENDED LAND PATTERN



Drawing No.: POD-000000132

Revision: A



# SP6203 / SP6205 300mA/500mA Low Noise CMOS LDO Regulators

## **MECHANICAL DIMENSIONS**

## 5-PIN SOT-23

ан Ад	IN INCH Unit)	MAX	0.057	0.006	0.051	0.020	0.009	BSC	BSC	BSC	BSC	BSC	0.024	REF	BSC		0.010	ю	10,	
Variation		NOM	I	Ι	0.045	I	I	0.115 E	D.111 E	0.063 E	0.038 E	0.075 E	0.018	0.024 R	0.010 B	I	I	4	10°	ú
M0-178 \	DIMENSIONS (Reference	MIN	I	0.0D0	0.036	0.012	0.003	0	0		0	0	0.012	Ö	0	0.004	0.004	ъ	'n	
	N MM	MAX	1.45	0.15	1.30	0.50	0.22				0		0.60	ь	2		0.25	ю	15	
2 JEDE	(Control Unit)	NOM			1.15			2.90 BSC	2.B0 BSC	1.60 BSC	0.95 BSC	1.90 BSC	0.45	0.60 REF	0.25 BSC			4	10,	'n
SOT-23 JEDEC	DIMENSIONS (Control	MIN		0.00	06.0	0.30	0.08	~		-	0	-	0.30			0,10	0.10	ь	'n	
5 Pin S	SYMBOLS		Å	٨1	A2	р	U	_	ш	El	Ð	-e	_	5	77	œ	R1	σ	q1	z

Drawing No: POD-0000025 Revision: B

