





MPC5668x

MPC5668x Microcontroller Data Sheet



MAPBGA-208
17 mm x 17 mm



MAPBGA-256
17 mm x 17 mm

MPC5668x features:

- 32-bit CPU core complex (e200z650)
 - Compliant with Power Architecture embedded category
 - 32 KB unified cache with line locking and eight-entry store buffer L6
 - Execution speed static to 116 MHz
- 32-bit I/O processor (e200z0)
 - Execution speed static to 1/2 CPU core speed (58 MHz)
- 2 MB on-chip flash
 - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 512 KB + 80 KB (592 KB) on-chip ECC SRAM (MPC5668G)
- 128 KB on-chip ECC SRAM (MPC5668E)
- 16-entry Memory Protection Unit (MPC5668E only)
- Direct memory access controller
 - 16-channel on MPC5668G
 - 32-channel on MPC5668E
- Fast ethernet controller
 - Supports 10-Mbps and 100-Mbps IEEE 802.3 MII, 10-Mbps 7-wire interface
 - IEEE 802.3 MAC (compliant with IEEE 802.3 1998 edition)
- Media Local Bus (MLB) interface (MPC5668G only)
 - Supports 16 logical channels, max speed 1024 Fs
- Interrupt controller (INTC) supports 316 external interrupt vectors (22 are reserved)
- System clocks
 - Frequency-modulated phase-locked loop (FMPLL)
 - 4 – 40 MHz crystal oscillator (XTAL)
 - 32 kHz crystal oscillator (XTAL)
 - Dedicated 16 MHz and 128 kHz internal RC oscillators
- Analog to Digital Converter (ADC) module
 - 10-bit A/D resolution
 - 32 external channels
 - 36 internal channels (MPC5668G)
 - 64 internal channels (MPC5668E)
- Cross-Triggering Unit (MPC5668E only)
 - Internal conversion triggering for ADC
 - Triggerable by internal timers or eMIOS200
- Deserial Serial Peripheral Interface (DSPI)
 - Four individual DSPI modules
 - Full duplex, synchronous transfers
 - Master or slave operation
- Inter-IC communication (I²C) interface
 - Four individual I²C modules
 - Multi-master operation
- Serial Communication Interface (eSCI) module
 - Two-channel DMA interface
 - Configurable as LIN bus master
- eMIOS200 timed input/output
 - 24 channels, 16-bit timers (MPC5668G)
 - 32 channels, 16-bit timers (MPC5668E)
- Controller Area Network (FlexCAN) module
 - Compliant with CAN protocol specification, Version 2.0B active
 - 64 mailboxes, each configurable as transmit or receive
- Dual-channel FlexRay controller
 - Full implementation of FlexRay Protocol Specification 2.1, RevA
 - 128 message buffers
- JTAG controller (MPC5668G only)
 - Compliant with the IEEE 1149.1-2001
- Nexus Development Interface (NDI)
 - Available in 256 MAPBGA package only
 - Compliant with IEEE-ISTO 5001-2003
 - Nexus class 3 development support on e200z650
 - Nexus class 2+ development support on e200z0
- Internal voltage regulator allows operation from single 3.3 V or 5 V supply

NXP reserves the right to change or discontinue this product without notice.



Table of Contents


| | | | | | |
|-------|--|----|--------|--|----|
| 1 | Ordering Information | 3 | 4.8 | Low Voltage Characteristics | 36 |
| 1.1 | Orderable Parts | 3 | 4.9 | Oscillators Electrical Characteristics | 36 |
| 2 | MPC5668x Block Diagrams | 4 | 4.10 | FMPLL Electrical Characteristics | 38 |
| 3 | Pin Assignments | 6 | 4.11 | ADC Electrical Characteristics | 39 |
| 3.1 | 208-ball MAPBGA Pin Assignments | 6 | 4.12 | Flash Memory Electrical Characteristics | 39 |
| 3.2 | 256-ball MAPBGA Pin Assignments | 7 | 4.13 | Pad AC Specifications | 40 |
| 3.3 | Pin Muxing and Reset States | 8 | 4.14 | AC Timing | 43 |
| 3.3.1 | Power and Ground Supply Summary | 25 | 4.14.1 | Reset and Boot Configuration Pins | 43 |
| 4 | Electrical Characteristics | 26 | 4.14.2 | External Interrupt (IRQ) and Non-Maskable Interrupt (NMI) Pins | 43 |
| 4.1 | Maximum Ratings | 26 | 4.14.3 | JTAG (IEEE 1149.1) Interface | 44 |
| 4.2 | Thermal Characteristics | 27 | 4.14.4 | Nexus Debug Interface | 47 |
| 4.2.1 | General Notes for Specifications at Maximum Junction Temperature | 27 | 4.14.5 | Enhanced Modular I/O Subsystem (eMIOS) | 49 |
| 4.3 | ESD Characteristics | 30 | 4.14.6 | Deserial Serial Peripheral Interface (DSPI) | 50 |
| 4.4 | VRC Electrical Specifications | 30 | 4.14.7 | MLB Interface | 55 |
| 4.5 | DC Electrical Specifications | 30 | 4.14.8 | Fast Ethernet Interface | 57 |
| 4.6 | Operating Current Specifications | 32 | 5 | Package Characteristics | 61 |
| 4.7 | I/O Pad Current Specifications | 34 | 5.1 | Package Mechanical Data | 61 |
| 4.7.1 | I/O Pad V _{DD33} Current Specifications | 35 | 6 | Revision History | 65 |

Table 1. MPC5668G/MPC5668E Comparison

| Feature | MPC5668G | | MPC5668E | |
|----------------------------|---|------------|---|------------|
| | 208 MAPBGA | 256 MAPBGA | 208 MAPBGA | 256 MAPBGA |
| RAM with ECC | 592 KB | | 128 KB | |
| MPU | No | | 16 entry | |
| DMA | 16-channel | | 32-channel | |
| Ethernet (FEC) | Yes | | No | |
| MediaLB (MLB-DIM) | Yes | | No | |
| FlexRay | Yes (128 Message Buffers) | | No | |
| ADC (10-bit) | 36 internal channels Supports 32 external channels | | 64 internal channels Supports 32 external channels | |
| Total Timer I/O (eMIOS200) | 24 channels, 16-bit | | 32 channels, 16-bit | |
| Cross Trigger Unit (CTU) | No | | Yes | |
| SCI (eSCI) | 6 | | 12 | |
| SPI (DSPI) | 4 | | 4 | |
| CAN (FlexCAN) | 6 | | 5 | |
| I ² C | 4 | | 4 | |
| Nexus3 Debug (e200Z6) | — | | — | |
| Nexus2+ Debug (e200Z0) | Supported on 256BGA emulation package | | Supported on 256BGA emulation package | |

1 Ordering Information

1.1 Orderable Parts



Qualification Status

P = Prototype
M = Fully spec. qualified, general market flow
S = Fully spec. qualified, automotive flow

Core Code PC = Power Architecture

Fab and Mask Indicator

F = ATMC Fab
K = TSMC14 Fab
A = ATMC or TSMC14 Fab

Temperature Range

V = -40 °C to 105 °C
M = -40 °C to 125 °C

Package Identifier

MG = 208 MAPBGA Pb-free
MJ = 256 MAPBGA Pb-free

Tape and Reel Status

R = Tape and reel
(blank) = Trays

Note: Not all options are available on all devices. Refer to [Table 1](#).

[Table 1](#) shows the orderable part numbers for the MPC5668x.

Table 1. Orderable Part Numbers

| NXP Part Number ¹ | Package Description | Speed (MHz) | Operating Temperature ² | |
|------------------------------|---|--------------------------------------|------------------------------------|-----------------------|
| | | Max ³ (f _{MAX}) | Min (T _L) | Max (T _H) |
| PPC5668GF1AVMJ ⁴ | MPC5668G 256 MAPBGA package Lead-free (PbFree) | 116 | -40 °C | 105 °C |
| SPC5668GF1AMMG | MPC5668G 208 MAPBGA package Lead-free (PbFree) | 116 | -40 °C | 125 °C |
| SPC5668EF1AVMG | MPC5668G 208 MAPBGA package Lead-free (PbFree) | 116 | -40 °C | 105 °C |
| SPC5668EF1AVMGR | MPC5668G 208 MAPBGA package Lead-free (PbFree) | 116 | -40 °C | 105 °C |
| SPC5668GF1AMMGR | MPC5668G 208 MAPBGA package Lead-free (PbFree) | 116 | -40 °C | 125 °C |
| SPC5668GF1AVMG | MPC5668G 208 MAPBGA package Lead-free (PbFree) | 116 | -40 °C | 105 °C |
| SPC5668GF1AVMGR | MPC5668G 208 MAPBGA package Lead-free (PbFree) | 116 | -40 °C | 105 °C |

¹ All packaged devices are PPC5668x, rather than MPC5668x or SPC5668x, until product qualifications are complete. The unpackaged device prefix is PCC, rather than SCC, until product qualification is complete. Not all configurations are available in the PPC parts.

² The lowest ambient operating temperature (T_A) is referenced by T_L; the highest ambient operating temperature is referenced by T_H.

³ Maximum speed is the maximum frequency allowed including frequency modulation (FM).

⁴ The 256 MAPBGA package for the MPC5668x is not intended for full production qualification, and is supplied for development use only.

2 MPC5668x Block Diagrams

Figure 1 shows a top-level block diagram of the MPC5668G device.




Figure 1. MPC5668G Block Diagram

Figure 2 shows a top level block diagram for the MPC5668E device.




Figure 2. MPC5668E Block Diagram

3 Pin Assignments

3.1 208-ball MAPBGA Pin Assignments

Figure 3 shows the 208-ball MAPBGA pin assignments.




Figure 3. MPC5668x 208-ball MAPBGA (full diagram)

3.2 256-ball MAPBGA Pin Assignments

Figure 4 shows the 256-ball MAPBGA pin assignments.

256 MAPBGA Ball Map
(as viewed from top through the package)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | | |
|---|-----------------|------|-------|---------------------|-----------------|---------------------|---------------------|-----------------|-----------------|-------------------|--------------------|---------------------|--------------------|-----------------|--------------------|-----------------|------|---|
| A | V _{SS} | PD0 | PG1 | PC12 | PC9 | PC7 | PC2 | PB13 | PB10 | PB8 | RESET | V _{DDSYN} | XTAL | EXTAL | V _{SSSYN} | V _{SS} | A | |
| B | PD2 | PD1 | PG0 | PC11 | PC10 | PC8 | PC3 | PB14 | PB11 | V _{RC} | V _{RCCTL} | PB9 | PB2 | PB0 | V _{DDA} | V _{RH} | B | |
| C | PD3 | PD4 | PD14 | PC14 | PC13 | PC5 | PC6 | PC1 | PB15 | PB12 | PB6 | PB4 | PB3 | PB1 | V _{SSA} | V _{RL} | C | |
| D | PD5 | PD6 | PD15 | V _{DD} | PC15 | V _{DDE1} | V _{SS} | PC4 | PC0 | V _{DD} | PB7 | PB5 | PA10 | PA12 | PA0 | PA14 | D | |
| E | PD7 | PD8 | PE0 | PE1 | MDO0 | V _{DDENEX} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | PA11 | PA9 | PA1 | PA15 | E | |
| F | PD9 | PD10 | PE3 | PE2 | MDO1 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | PA13 | PA8 | PA3 | PA2 | F | |
| G | PD11 | PD12 | PE4 | V _{SS} | MDO2 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | PA7 | PA5 | PA4 | G | |
| H | PD13 | PF0 | PE5 | V _{DD} | MDO3 | MDO4 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{RCSEL} | PG2 | PG6 | PA6 | H | |
| J | PF1 | PF2 | TDI | PE8 | MDO6 | MDO5 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{DDE3} | PG3 | PG7 | PG11 | J | |
| K | PK1 | PK2 | JCOMP | V _{DDEMLB} | MDO7 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{DDENEX} | V _{SS} | V _{DD} | PG4 | PG8 | PG12 | K |
| L | PK0 | PE7 | TMS | V _{DDE2} | MDO8 | V _{SS} | V _{DDENEX} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{DD33} | PG5 | PG9 | PG13 | L | |
| M | PF4 | PE6 | TDO | PE9 | MDO9 | MDO10 | MDO11 | MSE01 | MSE00 | MCKO | EVTI | EVTO | TEST | PF13 | PG10 | PG14 | M | |
| N | PF6 | PF3 | PE10 | PE11 | V _{DD} | PE15 | PE14 | PH9 | PH11 | V _{DDE4} | PH15 | PJ10 | V _{SS} | PF12 | PH3 | PG15 | N | |
| P | PF8 | PF5 | TCK | PE12 | PE13 | PK10 | PH8 | PH10 | PH12 | PH13 | PH14 | PJ11 | PF15 | PF14 | PH4 | PH1 | P | |
| R | PF10 | PF7 | PF11 | PK4 | PK6 | PK8 | PJ0 | PJ2 | PJ4 | PJ6 | PJ9 | PJ12 | PJ14 | PH5 | PH6 | PH2 | R | |
| T | V _{SS} | PF9 | PK3 | PK5 | PK7 | PK9 | PJ1 | PJ3 | PJ5 | PJ7 | PJ8 | PJ13 | PJ15 | PH0 | PH7 | V _{SS} | T | |

Figure 4. MPC5668x 256-ball MAPBGA (full diagram)

3.3 Pin Muxing and Reset States

Table 2 shows the signals properties for each pin on MPC5668x. For all port pins that have an associated SIU_PCRn register to control pin properties, the supported functions column lists the functions associated with the programming of the SIU_PCRn[PA] bit in the order: general-purpose input/output (GPIO), function 1, function 2, and function 3 (see Figure 5). When an alternate function is not implemented for a value of SIU_PCRn[PA], a dash is shown in the Description column and the respective value in the PA bit field is reserved.

| Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description |
|----------------------------------|-----------------------------|-----------------|---------------------------------------|
| PA[0] | 0 | 00 | Port A GPI ← GPIO |
| AN[0] | | 01 | ADC Analog Input ← Function 1 |
| | | 10 | — |
| | | 11 | — ← Functions 2 and 3 not implemented |
| | | | |

Figure 5. Supported Functions Example

Table 2. MPC5668x Signal Properties

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|----------------------------------|-----------------------------|-----------------|------------------|----------|------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| Port A (16) | | | | | | | | | | | |
| PA0 | PA[0] AN[0] | 0 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | D15 | D15 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA1 | PA[1] AN[1] | 1 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | E15 | E15 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA2 | PA[2] AN[2] | 2 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | F16 | F16 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA3 | PA[3] AN[3] | 3 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | F15 | F15 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA4 | PA[4] AN[4] | 4 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | G16 | G16 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA5 | PA[5] AN[5] | 5 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | G15 | G15 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|----------------------------------|-----------------------------|-----------------|-----------------------------|----------|------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PA6 | PA[6] AN[6] | 6 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | H16 | H16 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA7 | PA[7] AN[7] | 7 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | G14 | G14 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA8 | PA[8] AN[8] | 8 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | F14 | F14 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA9 | PA[9] AN[9] | 9 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | E14 | E14 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA10 | PA[10] AN[10] | 10 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | D13 | D13 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA11 | PA[11] AN[11] | 11 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | E13 | E13 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA12 | PA[12] AN[12] | 12 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | D14 | D14 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA13 | PA[13] AN[13] | 13 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | F13 | F13 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA14 | PA[14] AN[14] EXTAL32 | 14 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | D16 | D16 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | External 32 kHz Crystal In | I | | | | | | |
| | | | 11 | — | — | | | | | | |
| PA15 | PA[15] AN[15] XTAL32 | 15 | 00 | Port A GPI | I | V _{DDA} | IHA | — | — | E16 | E16 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | External 32 kHz Crystal Out | O | | | | | | |
| | | | 11 | — | — | | | | | | |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|----------------------------------|-----------------------------|----------------------|---|--------------------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| Port B (16) | | | | | | | | | | | |
| PB0 | PB[0] AN[16]/ANW | 16 | 00 01 10 11 | Port B GPIO ADC Analog Input/Mux In — — | I/O I — — | V _{DDE1} | SHA | — | — | B14 | B14 |
| PB1 | PB[1] AN[17]/ANX | 17 | 00 01 10 11 | Port B GPIO ADC Analog Input/Mux In — — | I/O I — — | V _{DDE1} | SHA | — | — | C14 | C14 |
| PB2 | PB[2] AN[18]/ANY | 18 | 00 01 10 11 | Port B GPIO ADC Analog Input/Mux In — — | I/O I — — | V _{DDE1} | SHA | — | — | B13 | B13 |
| PB3 | PB[3] AN[19]/ANZ | 19 | 00 01 10 11 | Port B GPIO ADC Analog Input/Mux In — — | I/O I — — | V _{DDE1} | SHA | — | — | C13 | C13 |
| PB4 | PB[4] AN[20] | 20 | 00 01 10 11 | Port B GPIO ADC Analog Input — — | I/O I — — | V _{DDE1} | SHA | — | — | C12 | C12 |
| PB5 | PB[5] AN[21] | 21 | 00 01 10 11 | Port B GPIO ADC Analog Input — — | I/O I — — | V _{DDE1} | SHA | — | — | D12 | D12 |
| PB6 | PB[6] AN[22] | 22 | 00 01 10 11 | Port B GPIO ADC Analog Input — — | I/O I — — | V _{DDE1} | SHA | — | — | C11 | C11 |
| PB7 | PB[7] AN[23] | 23 | 00 01 10 11 | Port B GPIO ADC Analog Input — — | I/O I — — | V _{DDE1} | SHA | — | — | D11 | D11 |
| PB8 | PB[8] AN[24] PCS_A[2] | 24 | 00 01 10 11 | Port B GPIO ADC Analog Input DSPI_A Peripheral Chip Select — | I/O I O — | V _{DDE1} | SHA | — | — | A10 | A10 |
| PB9 | PB[9] AN[25] PCS_A[3] | 25 | 00 01 10 11 | Port B GPIO ADC Analog Input DSPI_A Peripheral Chip Select — | I/O I O — | V _{DDE1} | SHA | — | — | B12 | B12 |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|----------------------------------|-----------------------------|-----------------|-------------------------------|----------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PB10 | PB[10] AN[26] PCS_B[4] | 26 | 00 | Port B GPIO | I/O | V _{DDE1} | SHA | — | — | A9 | A9 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | DSPI_B Peripheral Chip Select | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PB11 | PB[11] AN[27] PCS_B[5] | 27 | 00 | Port B GPIO | I/O | V _{DDE1} | SHA | — | — | B9 | B9 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | DSPI_B Peripheral Chip Select | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PB12 | PB[12] AN[28] PCS_C[1] | 28 | 00 | Port B GPIO | I/O | V _{DDE1} | SHA | — | — | C10 | C10 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | DSPI_C Peripheral Chip Select | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PB13 | PB[13] AN[29] PCS_C[2] | 29 | 00 | Port B GPIO | I/O | V _{DDE1} | SHA | — | — | A8 | A8 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | DSPI_C Peripheral Chip Select | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PB14 | PB[14] AN[30] PCS_D[3] | 30 | 00 | Port B GPIO | I/O | V _{DDE1} | SHA | — | — | B8 | B8 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PB15 | PB[15] AN[31] PCS_D[4] | 31 | 00 | Port B GPIO | I/O | V _{DDE1} | SHA | — | — | C9 | C9 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| Port C (16) | | | | | | | | | | | |
| PC0 | PC[0] AN[32] | 32 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | D9 | D9 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC1 | PC[1] AN[33] | 33 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | C8 | C8 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC2 | PC[2] AN[34] EVTI | 34 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | A7 | A7 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | Nexus Event In | I | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC3 | PC[3] AN[35] EVTO | 35 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | B7 | B7 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | Nexus Event Out | O | | | | | | |
| | | | 11 | — | — | | | | | | |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|----------------------------------|-----------------------------|-----------------|---------------------------------|----------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PC4 | PC[4] AN[36] | 36 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | D8 | D8 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC5 | PC[5] AN[37] Z6NMI | 37 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | C6 | C6 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | Z6 Core Non-Maskable Interrupt | I | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC6 | PC[6] AN[38] Z0NMI | 38 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | C7 | C7 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | Z0 Core Non-Maskable Interrupt | I | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC7 | PC[7] AN[39] FR_DBG3 | 39 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | A6 | A6 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | FlexRay Debug | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC8 | PC[8] AN[40] FR_DBG2 | 40 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | B6 | B6 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | FlexRay Debug | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC9 | PC[9] AN[41] FR_DBG1 | 41 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | A5 | A5 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | FlexRay Debug | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC10 | PC[10] AN[42] FR_DBG0 | 42 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | B5 | B5 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | FlexRay Debug | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC11 | PC[11] AN[43] SCL_C — | 43 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | B4 | B4 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | I ² C_C Serial Clock | I/O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC12 | PC[12] AN[44] SDA_C — | 44 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | A4 | A4 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | I ² C_C Serial Data | I/O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PC13 | PC[13] AN[45] — MA[0] | 45 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | C5 | C5 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | ADC Ext. Mux Address Select | O | | | | | | |
| PC14 | PC[14] AN[46] MA[1] — | 46 | 00 | Port C GPIO | I/O | V _{DDE1} | SHA | — | — | C4 | C4 |
| | | | 01 | ADC Analog Input | I | | | | | | |
| | | | 10 | ADC Ext. Mux Address Select | — | | | | | | |
| | | | 11 | — | O | | | | | | |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|-----------------------------------|-----------------------------|----------------------|--|----------------------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PC15 | PC[15] AN[47] MA[2] — | 47 | 00 01 10 11 | Port C GPIO ADC Analog Input ADC Ext. Mux Address Select — | I/O I O — | V _{DDE1} | SHA | — | — | D5 | D5 |
| Port D (16) | | | | | | | | | | | |
| PD0 | PD[0] CNTX_A | 48 | 00 01 10 11 | Port D GPIO FlexCAN_A Transmit — — | I/O O — — | V _{DDE2} | SH | — | — | A2 | A2 |
| PD1 | PD[1] CNRX_A | 49 | 00 01 10 11 | Port D GPIO FlexCAN_A Receive — — | I/O I — — | V _{DDE2} | SH | — | — | B2 | B2 |
| PD2 | PD[2] CNTX_B | 50 | 00 01 10 11 | Port D GPIO FlexCAN_B Transmit — — | I/O O — — | V _{DDE2} | SH | — | — | B1 | B1 |
| PD3 | PD[3] CNRX_B | 51 | 00 01 10 11 | Port D GPIO FlexCAN_B Receive — — | I/O I — — | V _{DDE2} | SH | — | — | C1 | C1 |
| PD4 | PD[4] CNTX_C | 52 | 00 01 10 11 | Port D GPIO FlexCAN_C Transmit — — | I/O O — — | V _{DDE2} | SH | — | — | C2 | C2 |
| PD5 | PD[5] CNRX_C | 53 | 00 01 10 11 | Port D GPIO FlexCAN_C Receive — — | I/O I — — | V _{DDE2} | SH | — | — | D1 | D1 |
| PD6 | PD[6] CNTX_D TXD_K SCL_B | 54 | 00 01 10 11 | Port D GPIO FlexCAN_D Transmit SCI_K Transmit I ² C_B Serial Clock | I/O O O I/O | V _{DDE2} | SH | — | — | D2 | D2 |
| PD7 | PD[7] CNRX_D RXD_K SDA_B | 55 | 00 01 10 11 | Port D GPIO FlexCAN_D Receive SCI_K Receive I ² C_B Serial Data | I/O I I I/O | V _{DDE2} | SH | — | — | E1 | E1 |
| PD8 | PD[8] CNTX_E TXD_L SCL_C | 56 | 00 01 10 11 | Port D GPIO FlexCAN_E Transmit SCI_L Transmit I ² C_C Serial Clock | I/O O O I/O | V _{DDE2} | SH | — | — | E2 | E2 |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|------------------------------------|-----------------------------|----------------------|--|----------------------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PD9 | PD[9] CNRX_E RXD_L SDA_C | 57 | 00 01 10 11 | Port D GPIO FlexCAN_E Receive SCI_L Receive I ² C_C Serial Data | I/O I I I/O | V _{DDE2} | SH | — | — | F1 | F1 |
| PD10 | PD[10] CNTX_F TXD_M SCL_D | 58 | 00 01 10 11 | Port D GPIO FlexCAN_F Transmit SCI_M Transmit I ² C_D Serial Clock | I/O O O I/O | V _{DDE2} | SH | — | — | F2 | F2 |
| PD11 | PD[11] CNRX_F RXD_M SDA_D | 59 | 00 01 10 11 | Port D GPIO FlexCAN_F Receive SCI_M Receive I ² C_D Serial Data | I/O I I I/O | V _{DDE2} | SH | — | — | G1 | G1 |
| PD12 | PD[12] TXD_A | 60 | 00 01 10 11 | Port D GPIO eSCI_A Transmit — — | I/O O — — | V _{DDE2} | SH | — | — | G2 | G2 |
| PD13 | PD[13] RXD_A | 61 | 00 01 10 11 | Port D GPIO eSCI_A Receive — — | I/O I — — | V _{DDE2} | SH | — | — | H1 | H1 |
| PD14 | PD[14] TXD_B | 62 | 00 01 10 11 | Port D GPIO eSCI_B Transmit — — | I/O O — — | V _{DDE2} | SH | — | — | C3 | C3 |
| PD15 | PD[15] RXD_B | 63 | 00 01 10 11 | Port D GPIO eSCI_B Receive — — | I/O I — — | V _{DDE2} | SH | — | — | D3 | D3 |
| Port E (16) | | | | | | | | | | | |
| PE0 | PE[0] TXD_C eMIOS[31] | 64 | 00 01 10 11 | Port E GPIO eSCI_C Transmit eMIOS Channel — | I/O O I/O — | V _{DDE2} | SH | — | — | E3 | E3 |
| PE1 | PE[1] RXD_C eMIOS[30] | 65 | 00 01 10 11 | Port E GPIO eSCI_C Receive eMIOS Channel — | I/O I I/O — | V _{DDE2} | SH | — | — | E4 | E4 |
| PE2 | PE[2] TXD_D eMIOS[29] | 66 | 00 01 10 11 | Port E GPIO eSCI_D Transmit eMIOS Channel — | I/O O I/O — | V _{DDE2} | SH | — | — | F4 | F4 |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|----------------------------------|-----------------------------|----------------------|--|-----------------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PE3 | PE[3] RXD_D eMIOS[28] | 67 | 00 01 10 11 | Port E GPIO eSCI_D Receive eMIOS Channel — | I/O I I/O | V _{DDE2} | SH | — | — | F3 | F3 |
| PE4 | PE[4] TXD_E eMIOS[27] | 68 | 00 01 10 11 | Port E GPIO eSCI_E Transmit eMIOS Channel — | I/O O I/O | V _{DDE2} | SH | — | — | G3 | G3 |
| PE5 | PE[5] RXD_E eMIOS[26] | 69 | 00 01 10 11 | Port E GPIO eSCI_E Receive eMIOS Channel — | I/O I I/O | V _{DDE2} | SH | — | — | H3 | H3 |
| PE6 | PE[6] TXD_F eMIOS[25] | 70 | 00 01 10 11 | Port E GPIO eSCI_F Transmit eMIOS Channel — | I/O O I/O | V _{DDE2} | SH | — | — | M2 | M2 |
| PE7 | PE[7] RXD_F eMIOS[24] | 71 | 00 01 10 11 | Port E GPIO eSCI_F Receive eMIOS Channel — | I/O I I/O | V _{DDE2} | SH | — | — | L2 | L2 |
| PE8 | PE[8] TXD_G PCS_A[1] | 72 | 00 01 10 11 | Port E GPIO eSCI_G Transmit DSPI_A Peripheral Chip Select — | I/O O O | V _{DDE2} | SH | — | — | J4 | J4 |
| PE9 | PE[9] RXD_G PCS_A[4] | 73 | 00 01 10 11 | Port E GPIO eSCI_G Receive DSPI_A Peripheral Chip Select — | I/O I O | V _{DDE2} | SH | — | — | M4 | M4 |
| PE10 | PE[10] TXD_H PCS_B[3] | 74 | 00 01 10 11 | Port E GPIO eSCI_H Transmit DSPI_B Peripheral Chip Select — | I/O O O | V _{DDE2} | SH | — | — | N3 | N3 |
| PE11 | PE[11] RXD_H PCS_B[2] | 75 | 00 01 10 11 | Port E GPIO eSCI_H Receive DSPI_B Peripheral Chip Select — | I/O I O | V _{DDE2} | SH | — | — | N4 | N4 |
| PE12 | PE[12] TXD_J PCS_C[5] | 76 | 00 01 10 11 | Port E GPIO eSCI_J Transmit DSPI_C Peripheral Chip Select — | I/O O O | V _{DDE2} | SH | — | — | P4 | P4 |
| PE13 | PE[13] RXD_J PCS_C[3] | 77 | 00 01 10 11 | Port E GPIO eSCI_J Receive DSPI_C Peripheral Chip Select — | I/O I O | V _{DDE2} | SH | — | — | P5 | P5 |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|---|-----------------------------|-----------------|---------------------------------|----------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PE14 | PE[14] SCL_A PCS_D[2] | 78 | 00 | Port E GPIO | I/O | V _{DDE2} | SH | — | — | N7 | N7 |
| | | | 01 | I ² C_A Serial Clock | I/O | | | | | | |
| | | | 10 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| PE15 | PE[15] SDA_A PCS_D[5] | 79 | 00 | Port E GPIO | I/O | V _{DDE2} | SH | — | — | N6 | N6 |
| | | | 01 | I ² C_A Serial Data | I/O | | | | | | |
| | | | 10 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 11 | — | — | | | | | | |
| Port F (16) | | | | | | | | | | | |
| PF0 | PF[0] SCK_A | 80 | 00 | Port F GPIO | I/O | V _{DDE2} | MH | — | — | H2 | H2 |
| | | | 01 | DSPI_A Serial Clock | I/O | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PF1 | PF[1] SOUT_A | 81 | 00 | Port F GPIO | I/O | V _{DDE2} | MH | — | — | J1 | J1 |
| | | | 01 | DSPI_A Serial Data Out | O | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PF2 | PF[2] SIN_A | 82 | 00 | Port F GPIO | I/O | V _{DDE2} | SH | — | — | J2 | J2 |
| | | | 01 | DSPI_A Serial Data In | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PF3 | PF[3] PCS_A[0] PCS_B[5] PCS_C[4] | 83 | 00 | Port F GPIO | I/O | V _{DDE2} | SH | — | — | N2 | N2 |
| | | | 01 | DSPI_A Peripheral Chip Select | I/O | | | | | | |
| | | | 10 | DSPI_B Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_C Peripheral Chip Select | O | | | | | | |
| PF4 | PF[4] SCK_B PCS_A[1] PCS_C[2] | 84 | 00 | Port F GPIO | I/O | V _{DDE2} | MH | — | — | M1 | M1 |
| | | | 01 | DSPI_B Serial Clock | I/O | | | | | | |
| | | | 10 | DSPI_A Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_C Peripheral Chip Select | O | | | | | | |
| PF5 | PF[5] SOUT_B PCS_A[2] PCS_C[3] | 85 | 00 | Port F GPIO | I/O | V _{DDE2} | MH | — | — | P2 | P2 |
| | | | 01 | DSPI_B Serial Data Out | O | | | | | | |
| | | | 10 | DSPI_A Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_C Peripheral Chip Select | O | | | | | | |
| PF6 | PF[6] SIN_B PCS_A[3] PCS_C[5] | 86 | 00 | Port F GPIO | I/O | V _{DDE2} | SH | — | — | N1 | N1 |
| | | | 01 | DSPI_B Serial Data In | I | | | | | | |
| | | | 10 | DSPI_A Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_C Peripheral Chip Select | O | | | | | | |
| PF7 | PF[7] PCS_B[0] PCS_C[5] PCS_D[4] | 87 | 00 | Port F GPIO | I/O | V _{DDE2} | SH | — | — | R2 | R2 |
| | | | 01 | DSPI_B Peripheral Chip Select | I/O | | | | | | |
| | | | 10 | DSPI_C Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_D Peripheral Chip Select | O | | | | | | |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|--|-----------------------------|-----------------|-------------------------------|----------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PF8 | PF[8] SCK_C | 88 | 00 | Port F GPIO | I/O | V _{DDE2} | MH | — | — | P1 | P1 |
| | | | 01 | DSPI_C Serial Clock | I/O | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PF9 | PF[9] SOUT_C | 89 | 00 | Port F GPIO | I/O | V _{DDE2} | MH | — | — | T2 | T2 |
| | | | 01 | DSPI_C Serial Data Out | O | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PF10 | PF[10] SIN_C | 90 | 00 | Port F GPIO | I/O | V _{DDE2} | SH | — | — | R1 | R1 |
| | | | 01 | DSPI_C Serial Data In | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PF11 | PF[11] PCS_C[0] PCS_D[5] PCS_A[4] | 91 | 00 | Port F GPIO | I/O | V _{DDE2} | SH | — | — | R3 | R3 |
| | | | 01 | DSPI_C Peripheral Chip Select | I/O | | | | | | |
| | | | 10 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_A Peripheral Chip Select | O | | | | | | |
| PF12 | PF[12] SCK_D | 92 | 00 | Port F GPIO | I/O | V _{DDE3} | MH | — | — | N14 | N14 |
| | | | 01 | DSPI_D Serial Clock | I/O | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PF13 | PF[13] SOUT_D | 93 | 00 | Port F GPIO | I/O | V _{DDE3} | MH | — | — | M14 | M14 |
| | | | 01 | DSPI_D Serial Data Out | O | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PF14 | PF[14] SIN_D | 94 | 00 | Port F GPIO | I/O | V _{DDE3} | SH | — | — | P14 | P14 |
| | | | 01 | DSPI_D Serial Data In | I | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PF15 | PF[15] PCS_D[0] PCS_A[5] PCS_B[4] | 95 | 00 | Port F GPIO | I/O | V _{DDE3} | SH | — | — | P13 | P13 |
| | | | 01 | DSPI_D Peripheral Chip Select | I/O | | | | | | |
| | | | 10 | DSPI_A Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_B Peripheral Chip Select | O | | | | | | |
| Port G (16) | | | | | | | | | | | |
| PG0 | PG[0] PCS_A[4] PCS_B[3] AN[48] | 96 | 00 | Port G GPIO | I/O | V _{DDE2} | SHA | — | — | B3 | B3 |
| | | | 01 | DSPI_A Peripheral Chip Select | O | | | | | | |
| | | | 10 | DSPI_B Peripheral Chip Select | O | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG1 | PG[1] PCS_A[5] PCS_B[4] AN[49] | 97 | 00 | Port G GPIO | I/O | V _{DDE2} | SHA | — | — | A3 | A3 |
| | | | 01 | DSPI_A Peripheral Chip Select | O | | | | | | |
| | | | 10 | DSPI_B Peripheral Chip Select | O | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|--|-----------------------------|-----------------|---------------------------------|----------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PG2 | PG[2] PCS_D[1] SCL_C AN[50] | 98 | 00 | Port G GPIO | I/O | V _{DDE3} | SHA | — | — | H14 | H14 |
| | | | 01 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 10 | I ² C_C Serial Clock | I/O | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG3 | PG[3] PCS_D[2] SDA_C AN[51] | 99 | 00 | Port G GPIO | I/O | V _{DDE3} | SHA | — | — | J14 | J14 |
| | | | 01 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 10 | I ² C_C Serial Data | I/O | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG4 | PG[4] PCS_D[3] SCL_B AN[52] | 100 | 00 | Port G GPIO | I/O | V _{DDE3} | SHA | — | — | K14 | K14 |
| | | | 01 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 10 | I ² C_B Serial Clock | I/O | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG5 | PG[5] PCS_D[4] SDA_B AN[53] | 101 | 00 | Port G GPIO | I/O | V _{DDE3} | SHA | — | — | L14 | L14 |
| | | | 01 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 10 | I ² C_B Serial Data | I/O | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG6 | PG[6] PCS_C[1] FEC_MDC AN[54] | 102 | 00 | Port G GPIO | I/O | V _{DDE3} | MHA | — | — | H15 | H15 |
| | | | 01 | DSPI_C Peripheral Chip Select | O | | | | | | |
| | | | 10 | Ethernet Mgmt. Data Clock | O | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG7 | PG[7] PCS_C[2] FEC_MDIO AN[55] | 103 | 00 | Port G GPIO | I/O | V _{DDE3} | MHA | — | — | J15 | J15 |
| | | | 01 | DSPI_C Peripheral Chip Select | O | | | | | | |
| | | | 10 | Ethernet Mgmt. Data I/O | I/O | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG8 | PG[8] eMIOS[7] FEC_TX_CLK AN[56] | 104 | 00 | Port G GPIO | I/O | V _{DDE3} | SHA | — | — | K15 | K15 |
| | | | 01 | eMIOS Channel | I/O | | | | | | |
| | | | 10 | Ethernet Transmit Clock | I | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG9 | PG[9] eMIOS[6] FEC_CRIS AN[57] | 105 | 00 | Port G GPIO | I/O | V _{DDE3} | SHA | — | — | L15 | L15 |
| | | | 01 | eMIOS Channel | I/O | | | | | | |
| | | | 10 | Ethernet Carrier Sense | I | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG10 | PG[10] eMIOS[5] FEC_TX_ER AN[58] | 106 | 00 | Port G GPIO | I/O | V _{DDE3} | MHA | — | — | M15 | M15 |
| | | | 01 | eMIOS Channel | I/O | | | | | | |
| | | | 10 | Ethernet Transmit Error | O | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG11 | PG[11] eMIOS[4] FEC_RX_CLK AN[59] | 107 | 00 | Port G GPIO | I/O | V _{DDE3} | SHA | — | — | J16 | J16 |
| | | | 01 | eMIOS Channel | I/O | | | | | | |
| | | | 10 | Ethernet Receive Clock | I | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |
| PG12 | PG[12] eMIOS[3] FEC_TXD[0] AN[60] | 108 | 00 | Port G GPIO | I/O | V _{DDE3} | MHA | — | — | K16 | K16 |
| | | | 01 | eMIOS Channel | I/O | | | | | | |
| | | | 10 | Ethernet Transmit Data | O | | | | | | |
| | | | 11 | ADC Analog Input | I | | | | | | |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|--|-----------------------------|----------------------|--|----------------------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PG13 | PG[13] eMIOS[2] FEC_TXD[1] AN[61] | 109 | 00 01 10 11 | Port G GPIO eMIOS Channel Ethernet Transmit Data ADC Analog Input | I/O I/O O I | V _{DDE3} | MHA | — | — | L16 | L16 |
| PG14 | PG[14] eMIOS[1] FEC_TXD[2] AN[62] | 110 | 00 01 10 11 | Port G GPIO eMIOS Channel Ethernet Transmit Data ADC Analog Input | I/O I/O O I | V _{DDE3} | MHA | — | — | M16 | M16 |
| PG15 | PG[15] eMIOS[0] FEC_TXD[3] AN[63] | 111 | 00 01 10 11 | Port G GPIO eMIOS Channel Ethernet Transmit Data ADC Analog Input | I/O I/O O I | V _{DDE3} | MHA | — | — | N16 | N16 |
| Port H (16) | | | | | | | | | | | |
| PH0 | PH[0] eMIOS[31] FEC_COL | 112 | 00 01 10 11 | Port H GPIO eMIOS Channel Ethernet Collision — | I/O I/O I — | V _{DDE3} | SH | — | — | T14 | T14 |
| PH1 | PH[1] eMIOS[30] FEC_RX_DV | 113 | 00 01 10 11 | Port H GPIO eMIOS Channel Ethernet Receive Data Valid — | I/O I/O I — | V _{DDE3} | SH | — | — | P16 | P16 |
| PH2 | PH[2] eMIOS[29] FEC_TX_EN | 114 | 00 01 10 11 | Port H GPIO eMIOS Channel Ethernet Transmit Enable — | I/O I/O O — | V _{DDE3} | MH | — | — | R16 | R16 |
| PH3 | PH[3] eMIOS[28] FEC_RX_ER | 115 | 00 01 10 11 | Port H GPIO eMIOS Channel Ethernet Receive Error — | I/O I/O I — | V _{DDE3} | SH | — | — | N15 | N15 |
| PH4 | PH[4] eMIOS[27] FEC_RXD[0] | 116 | 00 01 10 11 | Port H GPIO eMIOS Channel Ethernet Receive Data — | I/O I/O I — | V _{DDE3} | SH | — | — | P15 | P15 |
| PH5 | PH[5] eMIOS[26] FEC_RXD[1] | 117 | 00 01 10 11 | Port H GPIO eMIOS Channel Ethernet Receive Data — | I/O I/O I — | V _{DDE3} | SH | — | — | R14 | R14 |
| PH6 | PH[6] eMIOS[25] FEC_RXD[2] | 118 | 00 01 10 11 | Port H GPIO eMIOS Channel Ethernet Receive Data — | I/O I/O I — | V _{DDE3} | SH | — | — | R15 | R15 |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|----------------------------------|-----------------------------|----------------------|--|----------------------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PH7 | PH[7] eMIOS[24] FEC_RXD[3] | 119 | 00 01 10 11 | Port H GPIO eMIOS Channel Ethernet Receive Data — | I/O I/O I — | V _{DDE3} | SH | — | — | T15 | T15 |
| PH8 | PH[8] eMIOS[23] | 120 | 00 01 10 11 | Port H GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | P7 | P7 |
| PH9 | PH[9] eMIOS[22] | 121 | 00 01 10 11 | Port H GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | N8 | N8 |
| PH10 | PH[10] eMIOS[21] | 122 | 00 01 10 11 | Port H GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | P8 | P8 |
| PH11 | PH[11] eMIOS[20] | 123 | 00 01 10 11 | Port H GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | N9 | N9 |
| PH12 | PH[12] eMIOS[19] | 124 | 00 01 10 11 | Port H GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | P9 | P9 |
| PH13 | PH[13] eMIOS[18] | 125 | 00 01 10 11 | Port H GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | P10 | P10 |
| PH14 | PH[14] eMIOS[17] | 126 | 00 01 10 11 | Port H GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | P11 | P11 |
| PH15 | PH[15] eMIOS[16] | 127 | 00 01 10 11 | Port H GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | N11 | N11 |
| Port J (16) | | | | | | | | | | | |
| PJ0 | PJ[0] eMIOS[15] PCS_A[4] | 128 | 00 01 10 11 | Port J GPIO eMIOS Channel DSPI_A Peripheral Chip Select — | I/O I/O O — | V _{DDE4} | SH | — | — | R7 | R7 |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|----------------------------------|-----------------------------|----------------------|--|----------------------|-------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PJ1 | PJ[1] eMIOS[14] PCS_A[5] | 129 | 00 01 10 11 | Port J GPIO eMIOS Channel DSPI_A Peripheral Chip Select — | I/O I/O O — | V _{DDE4} | SH | — | — | T7 | T7 |
| PJ2 | PJ[2] eMIOS[13] PCS_B[1] | 130 | 00 01 10 11 | Port J GPIO eMIOS Channel DSPI_B Peripheral Chip Select — | I/O I/O O — | V _{DDE4} | SH | — | — | R8 | R8 |
| PJ3 | PJ[3] eMIOS[12] PCS_B[2] | 131 | 00 01 10 11 | Port J GPIO eMIOS Channel DSPI_B Peripheral Chip Select — | I/O I/O O — | V _{DDE4} | SH | — | — | T8 | T8 |
| PJ4 | PJ[4] eMIOS[11] PCS_C[3] | 132 | 00 01 10 11 | Port J GPIO eMIOS Channel DSPI_C Peripheral Chip Select — | I/O I/O O — | V _{DDE4} | SH | — | — | R9 | R9 |
| PJ5 | PJ[5] eMIOS[10] PCS_C[4] | 133 | 00 01 10 11 | Port J GPIO eMIOS Channel DSPI_C Peripheral Chip Select — | I/O I/O O — | V _{DDE4} | SH | — | — | T9 | T9 |
| PJ6 | PJ[6] eMIOS[09] PCS_D[5] | 134 | 00 01 10 11 | Port J GPIO eMIOS Channel DSPI_D Peripheral Chip Select — | I/O I/O O — | V _{DDE4} | SH | — | — | R10 | R10 |
| PJ7 | PJ[7] eMIOS[08] PCS_D[1] | 135 | 00 01 10 11 | Port J GPIO eMIOS Channel DSPI_D Peripheral Chip Select — | I/O I/O O — | V _{DDE4} | SH | — | — | T10 | T10 |
| PJ8 | PJ[8] eMIOS[07] | 136 | 00 01 10 11 | Port J GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | T11 | T11 |
| PJ9 | PJ[9] eMIOS[06] | 137 | 00 01 10 11 | Port J GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | R11 | R11 |
| PJ10 | PJ[10] eMIOS[05] | 138 | 00 01 10 11 | Port J GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | N12 | N12 |
| PJ11 | PJ[11] eMIOS[04] | 139 | 00 01 10 11 | Port J GPIO eMIOS Channel — — | I/O I/O — — | V _{DDE4} | SH | — | — | P12 | P12 |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-----------------------|--|-----------------------------|-----------------|-------------------------------|----------|---------------------|-----------------------|---------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PJ12 | PJ[12] eMIOS[03] | 140 | 00 | Port J GPIO | I/O | V _{DDE4} | SH | — | — | R12 | R12 |
| | | | 01 | eMIOS Channel | I/O | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PJ13 | PJ[13] eMIOS[02] | 141 | 00 | Port J GPIO | I/O | V _{DDE4} | SH | — | — | T12 | T12 |
| | | | 01 | eMIOS Channel | I/O | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PJ14 | PJ[14] eMIOS[01] | 142 | 00 | Port J GPIO | I/O | V _{DDE4} | SH | — | — | R13 | R13 |
| | | | 01 | eMIOS Channel | I/O | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| PJ15 | PJ[15] eMIOS[00] | 143 | 00 | Port J GPIO | I/O | V _{DDE4} | SH | — | — | T13 | T13 |
| | | | 01 | eMIOS Channel | I/O | | | | | | |
| | | | 10 | — | — | | | | | | |
| | | | 11 | — | — | | | | | | |
| Port K (11) | | | | | | | | | | | |
| PK0 | PK[0] MLBCLK SCK_B CLKOUT | 144 | 00 | Port K GPIO | I/O | V _{DDEMLB} | F | — | — | L1 | L1 |
| | | | 01 | Media Local Bus Clock | I | | | | | | |
| | | | 10 | DSPI_B Serial Clock | I/O | | | | | | |
| | | | 11 | CLKOUT (Test Only) | O | | | | | | |
| PK1 | PK[1] MLBSIG SOUT_B PCS_D[4] | 145 | 00 | Port K GPIO | I/O | V _{DDEMLB} | F | — | — | K1 | K1 |
| | | | 01 | Media Local Bus Signal | I/O | | | | | | |
| | | | 10 | DSPI_B Serial Data Out | O | | | | | | |
| | | | 11 | DSPI_D Peripheral Chip Select | O | | | | | | |
| PK2 | PK[2] MLBDAT SIN_B PCS_D[5] | 146 | 00 | Port K GPIO | I/O | V _{DDEMLB} | F | — | — | K2 | K2 |
| | | | 01 | Media Local Bus Data | I/O | | | | | | |
| | | | 10 | DSPI_B Serial Data In | I | | | | | | |
| | | | 11 | DSPI_D Peripheral Chip Select | O | | | | | | |
| PK3 | PK[3] FR_A_RX MA[0] PCS_C[1] | 147 | 00 | Port K GPIO | I/O | V _{DDE2} | SH | — | — | T3 | T3 |
| | | | 01 | FlexRay A Receive Data | I | | | | | | |
| | | | 10 | ADC Ext. Mux Address Select | O | | | | | | |
| | | | 11 | DSPI_C Peripheral Chip Select | O | | | | | | |
| PK4 | PK[4] FR_A_TX MA[1] PCS_C[2] | 148 | 00 | Port K GPIO | I/O | V _{DDE2} | MH | — | — | R4 | R4 |
| | | | 01 | FlexRay A Transmit Data | O | | | | | | |
| | | | 10 | ADC Ext. Mux Address Select | O | | | | | | |
| | | | 11 | DSPI_C Peripheral Chip Select | O | | | | | | |
| PK5 | PK[5] FR_A_TX_EN MA[2] PCS_C[3] | 149 | 00 | Port K GPIO | I/O | V _{DDE2} | MH | — | — | T4 | T4 |
| | | | 01 | FlexRay A Transmit Enable | O | | | | | | |
| | | | 10 | ADC Ext. Mux Address Select | O | | | | | | |
| | | | 11 | DSPI_C Peripheral Chip Select | O | | | | | | |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|---------------------------|--|-----------------------------|-----------------|---|----------|---------------------|-----------------------|--------------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| PK6 | PK[6] FR_B_RX PCS_B[1] PCS_C[4] | 150 | 00 | Port K GPIO | I/O | V _{DDE2} | SH | — | — | R5 | R5 |
| | | | 01 | FlexRay B Receive Data | I | | | | | | |
| | | | 10 | DSPI_B Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_C Peripheral Chip Select | O | | | | | | |
| PK7 | PK[7] FR_B_TX PCS_B[2] PCS_C[5] | 151 | 00 | Port K GPIO | I/O | V _{DDE2} | MH | — | — | T5 | T5 |
| | | | 01 | FlexRay B Transmit Data | O | | | | | | |
| | | | 10 | DSPI_B Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_C Peripheral Chip Select | O | | | | | | |
| PK8 | PK[8] FR_B_TX_EN PCS_B[3] PCS_A[1] | 152 | 00 | Port K GPIO | I/O | V _{DDE2} | MH | — | — | R6 | R6 |
| | | | 01 | FlexRay B Transmit Enable | O | | | | | | |
| | | | 10 | DSPI_B Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_A Peripheral Chip Select | O | | | | | | |
| PK9 | PK[9] CLKOUT PCS_D[1] PCS_A[2] BOOTCFG | 153 | 00 | Port K GPIO | I/O | V _{DDE2} | MH | BOOT CFG (Pull- down) | GPIO | T6 | T6 |
| | | | 01 | CLKOUT (User mode) | O | | | | | | |
| | | | 10 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_A Peripheral Chip Select Boot Configuration | O I | | | | | | |
| PK10 | PK[10] PCS_B[5] PCS_D[2] PCS_A[3] | 154 | 00 | Port K GPIO | I/O | V _{DDE2} | SH | — | — | P6 | P6 |
| | | | 01 | DSPI_B Peripheral Chip Select | O | | | | | | |
| | | | 10 | DSPI_D Peripheral Chip Select | O | | | | | | |
| | | | 11 | DSPI_A Peripheral Chip Select | O | | | | | | |
| Nexus Pins (17) | | | | | | | | | | | |
| $\overline{\text{EVTI}}$ | $\overline{\text{EVTI}}$ | — | — | Nexus Event In | I | V _{DDENEX} | F | — | — | — | M11 |
| $\overline{\text{EVTO}}$ | $\overline{\text{EVTO}}$ | — | — | Nexus Event Out | O | V _{DDENEX} | F | — | — | — | M12 |
| $\overline{\text{MSEO0}}$ | $\overline{\text{MSEO}}[0]$ | — | — | Nexus Message Start/End Out | O | V _{DDENEX} | F | — | — | — | M9 |
| $\overline{\text{MSEO1}}$ | $\overline{\text{MSEO}}[1]$ | — | — | Nexus Message Start/End Out | O | V _{DDENEX} | F | — | — | — | M8 |
| MCKO | MCKO | — | — | Nexus Message Clock Out | O | V _{DDENEX} | F | — | — | — | M10 |
| MDO0 | MDO[0] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | E5 |
| MDO1 | MDO[1] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | F5 |
| MDO2 | MDO[2] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | G5 |
| MDO3 | MDO[3] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | H5 |
| MDO4 | MDO[4] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | H6 |
| MDO5 | MDO[5] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | J6 |
| MDO6 | MDO[6] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | J5 |
| MDO7 | MDO[7] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | K5 |
| MDO8 | MDO[8] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | L5 |
| MDO9 | MDO[9] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | M5 |
| MDO10 | MDO[10] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | M6 |

Table 2. MPC5668x Signal Properties (continued)

| Pin Name ¹ | Supported Functions ² | GPIO (PCR) Num ³ | PA ⁴ | Description | I/O Type | Voltage | Pad Type ⁵ | Status | | Package Pin Locations | |
|-------------------------------|----------------------------------|-----------------------------|-----------------|---|----------|---------------------|-----------------------|-------------------------------------|--------------------------|-----------------------|---------|
| | | | | | | | | During Reset ⁶ | After Reset ⁷ | 208 BGA | 256 BGA |
| MDO11 | MDO[11] | — | — | Nexus Message Data Out | O | V _{DDENEX} | F | — | — | — | M7 |
| Miscellaneous Pins (9) | | | | | | | | | | | |
| EXTAL | EXTAL EXTCLK | — | — | Main Crystal Oscillator Input External Clock Input | I I | V _{DDSYN} | A | EXTAL | | A14 | A14 |
| XTAL | XTAL | — | — | Main Crystal Oscillator Output | O | V _{DDSYN} | A | XTAL | | A13 | A13 |
| TDI | TDI | — | — | JTAG Test Data Input | I | V _{DDE2} | SH | TDI (Pull Up) | | J3 | J3 |
| TDO | TDO | — | — | JTAG Test Data Output | O | V _{DDE2} | MH | TDO (Pull Up ⁸) | | M3 | M3 |
| TMS | TMS | — | — | JTAG Test Mode Select Input | I | V _{DDE2} | MH | TMS (Pull Up) | | L3 | L3 |
| TCK | TCK | — | — | JTAG Test Clock Input | I | V _{DDE2} | SH | TCK (Pull Down) | | P3 | P3 |
| JCOMP | JCOMP | — | — | JTAG Compliancy | I | V _{DDE2} | SH | JCOMP (Pull Down) | | K3 | K3 |
| TEST | TEST | — | — | Test Mode Select | I | V _{DDE3} | IH | TEST ⁹ | | M13 | M13 |
| $\overline{\text{RESET}}$ | $\overline{\text{RESET}}$ | — | — | External Reset | I/O | V _{DDE1} | MH | $\overline{\text{RESET}}$ (Pull Up) | | A11 | A11 |

¹ The primary signal name is used as the pin label on the BGA map for identification purposes.

² Each line in the Signal Name column corresponds to a separate signal function on the pin. For all device I/O pins, the primary, alternate, or GPIO signal functions are designated in the PA field of the System Integration Unit (SIU) PCR registers except where explicitly noted.

³ The GPIO number is the same as the corresponding pad configuration register (SIU_PCR n) number.

⁴ The PA bitfield in the SIU_PCR n register selects the signal function for the pin. A dash in the Description field of this table indicates that this value for PC is reserved on this pin, and should not be used.

⁵ The pad type is indicated by one or more of the following abbreviations: A—analogue, F—fast speed, H—high voltage, I—input-only, M—medium speed, S—slow speed. For example, pad type SH designates a slow high-voltage pad.

⁶ The Status During Reset pin is sampled after the internal POR is negated. Prior to exiting POR, the signal has a high impedance. The terminology used in this column is: O – output, I – input, Up – weak pull up enabled, Down – weak pulldown enabled, Low – output driven low, High – output driven high. A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin. The signal name to the left or right of the slash indicates the pin is enabled.

⁷ The Function After Reset of a GPI function is general purpose input. A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin.

⁸ Pullup is enabled only when JCOMP is negated.

⁹ Tie to V_{SS} for normal operation.

3.3.1 Power and Ground Supply Summary

Table 3. MPC5668x Power/Ground

| Pin Name | Function Description | Voltage ¹ | Package Pin Locations | |
|----------------------------------|-----------------------------------|-------------------------------------|---|--|
| | | | 208 | 256 |
| V _{DD} | Internal Logic Power | 1.2 V | D4, D10, H4, G13, K13, N5 | D4, D10, H4, G13, K13, N5 |
| V _{DDE1} | External I/O Power | 3.3–5.0 V | D6 | D6 |
| V _{DDE2} | | | L4 | L4 |
| V _{DDE3} | | | J13 | J13 |
| V _{DDE4} | | | N10 | N10 |
| V _{DDA} | Analog Power | 3.3–5.0 V | B15 | B15 |
| V _{DD33} | 3.3 V I/O Power | 3.3 V | L13 | L13 |
| V _{DDEMLB} | Media Local Bus Power | 2.5 or 3.3 V | K4 | K4 |
| V _{DDENEX} ² | Nexus Power | 3.3 V | — | E6, K11, L7 |
| V _{RCSEL} | Voltage Regulator Select | V _{SSA} / V _{DDA} | H13 | H13 |
| V _{RC} | Voltage Regulator Control Voltage | 3.3–5.0 V | B10 | B10 |
| V _{RCCTL} | Voltage Regulator Control Output | — ³ | B11 | B11 |
| V _{DDSYN} | Clock Synthesizer Power | 3.3 V | A12 | A12 |
| V _{RH} | Analog High Voltage Reference | 3.3–5.0 V | B16 | B16 |
| V _{RL} | Analog Low Voltage Reference | 0 V | C16 | C16 |
| V _{SS} | Ground | 0 V | A1, A16, D7, G4, G[7:10], H[7:10], J[7:10], K[7:10], N13, T1, T16 | A1, A16, D7, E[7:12], F[7:12], G4, G[6:12], H[7:12], J[7:12], K[6:10], K12, L[8:10], L12, N13, T1, T16 |
| V _{SSA} | Analog Ground | 0 V | C15 | C15 |
| V _{SSSYN} | Clock Synthesizer Ground | 0 V | A15 | A15 |

¹ Nominal voltages.

² Dedicated Nexus power pin on 256-pin package only. On the 208-pin package, VDDENEX is tied to VSS internal to the package substrate and is not available externally.

³ Base current to external NPN power transistor. Voltage may vary.

4 Electrical Characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC5668x.

4.1 Maximum Ratings

Table 4. Absolute Maximum Ratings¹

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|---|--|---|--|------|
| 1 | 1.2 V Core Supply Voltage ² | V_{DD} | -0.3 | 1.32 ³ | V |
| 2 | 3.3 V Clock Synthesizer Voltage ^{2, 4} | V_{DDSYN} | -0.3 | 3.6 | V |
| 3 | 3.3 V I/O Buffer Voltage ^{2, 4} | V_{DD33} | -0.3 | 3.6 | V |
| 4 | 3.3–5.0 V Voltage Regulator Control Voltage ^{2, 5, 6} | V_{RC} | -0.3 | 5.5 | V |
| 5 | 3.3–5.0 V Analog Supply Voltage (reference to V_{SSA}) ^{2, 5} | V_{DDA} | -0.3 | 5.5 | V |
| 6 | 3.3–5.0 V External I/O Supply Voltage ^{2, 5, 7} | V_{DDE1} ⁸ V_{DDE2} ⁸ V_{DDE3} ⁸ V_{DDE4} ⁸ | -0.3 -0.3 -0.3 -0.3 | 5.5 5.5 5.5 5.5 | V |
| 7 | 2.5–3.3 V External I/O Supply Voltage (MLB) ^{2, 4} | V_{DDEMLB} ⁸ | -0.3 | 3.6 | V |
| 8 | 3.3 V External I/O Supply Voltage (Nexus) ^{2, 4} | V_{DDENEX} ⁸ | -0.3 | 3.6 | V |
| 9 | DC Input Voltage ⁹ V_{DDE1} , V_{DDE2} , V_{DDE3} , V_{DDE4} V_{DDEMLB} , V_{DDENEX} | V_{IN} | -1.0 ¹⁰ -1.0 ⁹ | $V_{DDEx} + 0.3 V$ ¹¹ $V_{DDEx} + 0.3 V$ ¹⁰ | V |
| 10 | Analog Reference High Voltage | V_{RH} | -0.3 | Minimum of 5.5 or $V_{DDA} + 0.3$ | V |
| 11 | Analog Reference Low Voltage | V_{RL} | -0.3 | 5.5 | V |
| 12 | V_{SS} to V_{SSA} Differential Voltage | $V_{SS} - V_{SSA}$ | -100 | 100 | mV |
| 13 | V_{SS} to V_{SSSYN} Differential Voltage | $V_{SS} - V_{SSSYN}$ | -100 | 100 | mV |
| 14 | Maximum DC Digital Input Current ¹² (per pin, applies to all digital F, MH, SH, and IH pins) | I_{MAXD} | -2 | 2 | mA |
| 15 | Maximum DC Analog Input Current ¹³ (per pin, applies to all analog AE and A pins) | I_{MAXA} | -3 | 3 | mA |
| 16 | Storage Temperature Range | T_{STG} | -55.0 | 150.0 | °C |
| 17 | Maximum Solder Temperature ¹⁴ | T_{SDR} | — | 260.0 | °C |
| 18 | Moisture Sensitivity Level ¹⁵ | MSL | — | 3 | |

¹ Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

² Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.

³ 2.0 V for 10 hours cumulative time, 1.2 V +10% for time remaining.

⁴ 5.3 V for 10 hours cumulative time, 3.3 V +10% for time remaining.

⁵ 6.4 V for 10 hours cumulative time, 5.0 V +10% for time remaining.

⁶ VRC cannot be 100mV higher than V_{DDA} . V_{DDSYN} and V_{DD33} cannot be 100mV higher than VRC.

- ⁷ All functional non-supply I/O pins are clamped to V_{SS} and V_{DDEX} .
- ⁸ V_{DDEX} are separate power segments and may be powered independently with no differential voltage constraints between the power segments.
- ⁹ AC signal over and undershoot of the input voltages of up to ± 2.0 V is permitted for a cumulative duration of 60 hours over the complete lifetime of the device (injection current does not need to be limited for this duration).
- ¹⁰ Internal structures will hold the input voltage above -1.0 V if the injection current limit of 2 mA is met.
- ¹¹ Internal structures hold the input voltage below this maximum voltage on all pads powered by V_{DDE} supplies, if the maximum injection current specification is met (25 mA for all pins) and V_{DDE} is within Operating Voltage specifications.
- ¹² Total injection current for all pins (including both digital and analog) must not exceed 25 mA.
- ¹³ Total injection current for all analog input pins must not exceed 15 mA.
- ¹⁴ Solder profile per CDF-AEC-Q100.
- ¹⁵ Moisture sensitivity per JEDEC test method A112.

4.2 Thermal Characteristics

Table 5. Thermal Characteristics

| Spec | Characteristic | Symbol | Unit | Value | |
|------|--|------------------|-----------------------------|------------|------------|
| | | | | 208 MAPBGA | 256 MAPBGA |
| 1 | Junction to Ambient ^{1, 2} Natural Convection (Single layer board) | $R_{\theta JA}$ | $^{\circ}\text{C}/\text{W}$ | 39 | 39 |
| 2 | Junction to Ambient ^{1, 3} Natural Convection (Four layer board 2s2p) | $R_{\theta JA}$ | $^{\circ}\text{C}/\text{W}$ | 24 | 24 |
| 3 | Junction to Ambient ^{1, 3} (@200 ft./min., Single layer board) | $R_{\theta JMA}$ | $^{\circ}\text{C}/\text{W}$ | 31 | 31 |
| 4 | Junction to Ambient ^{1, 3} (@200 ft./min., Four layer board 2s2p) | $R_{\theta JMA}$ | $^{\circ}\text{C}/\text{W}$ | 20 | 20 |
| 5 | Junction to Board ⁴ | $R_{\theta JB}$ | $^{\circ}\text{C}/\text{W}$ | 13 | 13 |
| 6 | Junction to Case ⁵ | $R_{\theta JC}$ | $^{\circ}\text{C}/\text{W}$ | 6 | 6 |
| 7 | Junction to Package Top ⁶ Natural Convection | Ψ_{JT} | $^{\circ}\text{C}/\text{W}$ | 2 | 2 |

¹ Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

² Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.

³ Per JEDEC JESD51-6 with the board horizontal.

⁴ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁵ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

⁶ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

4.2.1 General Notes for Specifications at Maximum Junction Temperature

An estimation of the chip junction temperature, T_j , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad \text{Eqn. 1}$$

where:

T_A = ambient temperature for the package (°C)

$R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)

P_D = power dissipation in the package (W)

The supplied thermal resistances are provided based on JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined on the single-layer (1s) board and on the four-layer board with two signal layers and a power and a ground plane (2s2p) clearly demonstrate that the effective thermal resistance of the component is not a constant. It depends on the construction of the application board (number of planes), the effective size of the board which cools the component, how well the component is thermally and electrically connected to the planes, and the power being dissipated by adjacent components.

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between through vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the application board has one oz. (35 micron nominal thickness) internal planes, the components are well separated, and the overall power dissipation on the board is less than 0.02 W/cm².

The thermal performance of any component depends strongly on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D) \quad \text{Eqn. 2}$$

where:

T_J = junction temperature (°C)

T_B = board temperature at the package perimeter (°C/W)

$R_{\theta JB}$ = junction to board thermal resistance (°C/W) per JESD51-8

P_D = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition, with the component soldered to a board with internal planes.

Historically, the thermal resistance has frequently been expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA} \quad \text{Eqn. 3}$$

where:

$R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)

$R_{\theta JC}$ = junction to case thermal resistance (°C/W)

$R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

$R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where some 90% of the heat flow is through the case to the heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction to board thermal resistance and the junction to case thermal resistance. The junction to case covers the situation where a heat sink will be used or where a substantial amount of heat is dissipated from the top of the package. The junction to board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used for either hand estimations or for a computational fluid dynamics (CFD) thermal model.

To determine the junction temperature of the device in the application after prototypes are available, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D) \quad \text{Eqn. 4}$$

where:

T_T = thermocouple temperature on top of the package ($^{\circ}\text{C}$)

Ψ_{JT} = thermal characterization parameter ($^{\circ}\text{C}/\text{W}$)

P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International
3081 Zanker Road
San Jose, CA 95134
(408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at <http://www.jedec.org>.

1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
2. G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53–58, March 1998.
3. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

4.3 ESD Characteristics

Table 6. ESD Ratings^{1, 2}

| Characteristic | Symbol | Value | Unit |
|---|--------|----------------------|--------|
| ESD for Human Body Model (HBM) | | 2000 | V |
| HBM Circuit Description | R1 | 1500 | Ohm |
| | C | 100 | pF |
| ESD for Field Induced Charge Model (FDCM) | | 750 (corner pins) | V |
| | | 250 (all other pins) | |
| Number of Pulses per pin: | | | |
| Positive Pulses (HBM) | — | 1 | — |
| Negative Pulses (HBM) | — | 1 | — |
| Interval of Pulses | — | 1 | second |

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

4.4 VRC Electrical Specifications

Table 7. VRC Electrical Specifications

| Spec | Characteristic | Symbol | Min | Max | Units |
|------|--|--------------|----------------|-------|-------|
| 1 | Current which can be sourced by V_{RCCTL} | I_{VRCCTL} | 6.25 μ A | 20 mA | — |
| 2 | Minimum Required Gain from external circuit: I_{DD} / I_{VRCCTL} (@ $V_{DD} = 1.32$ V) ¹ -40°C 25°C 150°C | BETA | 50 50 50 | 500 | |

¹ Assumes “typical usage” currents which will vary with application.

4.5 DC Electrical Specifications

Table 8. DC Electrical Specifications

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|--|-------------|---|------------|------|
| 1 | Maximum Operating Temperature Range — Die Junction Temperature | T_J | -40.0 | 150.0 | °C |
| 2 | 3.3 V Clock Synthesizer Voltage ¹ | V_{DDSYN} | 3.0 | 3.6 | V |
| 3 | 3.3 V I/O Buffer Voltage ¹ | V_{DD33} | 3.0 | 3.6 | V |
| 4 | 3.3–5.0 V Voltage Regulator Reference Voltage ¹ $V_{RCSEL} = V_{SSA}$ $V_{RCSEL} = V_{DDA}$ | V_{VRC} | 3.0 4.5 | 3.6 5.5 | V |
| 5 | 3.3–5.0 V Analog Supply Voltage | V_{DDA} | maximum of 3.0 V or $V_{VRC} - 0.1$ | 5.5 | V |

Table 8. DC Electrical Specifications

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|--|--|---|---|---------|
| 6 | 3.3–5.0 V External I/O Supply Voltage ² | V_{DDE1} V_{DDE2} V_{DDE3} V_{DDE4} | 3.0 3.0 3.0 3.0 | 5.5 5.5 5.5 5.5 | V |
| 7 | 2.5 V – 3.3 V External I/O Supply Voltage (MLB) | V_{DDEMLB} ³ | 2.375 | 3.6 | V |
| 8 | 3.3 V External I/O Supply Voltage (Nexus) | V_{DDENEX} | 3.0 | 3.6 | V |
| 9 | Pad Input High Voltage Hysteresis enabled Hysteresis disabled (IHA/SH/SHA/MH/MHA) ^{4, 5} Hysteresis disabled (F) | V_{IH} | $0.65 \times V_{DDE}$ $0.55 \times V_{DDE}$ $0.55 \times V_{DDE}$ | $V_{DDE} + 0.3$ | V |
| 10 | Pad Input Low Voltage Hysteresis enabled Hysteresis disabled (IHA/SH/SHA/MH/MHA) ^{4, 5} Hysteresis disabled (F) | V_{IL} | $V_{SS} - 0.3$ | $0.35 \times V_{DDE}$ $0.40 \times V_{DDE}$ $0.40 \times V_{DDE}$ | V |
| 11 | Pad Input Hysteresis | V_{HYS} | $0.1 \times V_{DDE}$ | | V |
| 12 | Analog (IHA) Input Voltage | V_{INDC} | $V_{SSA} - 0.3$ | $V_{DDA} + 0.3$ | V |
| 13 | Pad Output High Voltage ^{6, 7, 8} | V_{OH} | $0.8 \times V_{DDE}$ | — | V |
| 14 | Pad Output Low Voltage ⁸ | V_{OL} | — | $0.2 \times V_{DDE}$ | V |
| 15 | Input Capacitance (Digital Pins: Pad type F, MH, SH) ⁴ | C_{IN} | — | 7 | pF |
| 16 | Input Capacitance (Analog Pins: Pad type IHA) ^{4, 5} | C_{IN_A} | — | 10 | pF |
| 17 | Input Capacitance (Shared digital/analog pins: MHA, SHA) ⁴ | C_{IN_M} | — | 12 | pF |
| 18 | I/O Weak Pull Up/Down Absolute Current ^{4, 9} Pad F: 2.375 V – 3.6 V Pad SH/MH/IHA: 3.0 V – 3.6 V Pad SH/MH/IHA: 4.5 V – 5.5 V | I_{ACT} | 25 10 35 | 180 95 200 | μ A |
| 19 | I/O Input Leakage Current ¹⁰ | I_{INACT_D} | –2.5 | 2.5 | μ A |
| 20 | DC Injection Current (per pin) | I_{IC} | –1.0 | 1.0 | mA |
| 21 | Analog Input Current, Channel Off ¹¹ (Analog pins IHA) ^{4, 5} | I_{INACT_A} | –150 | 150 | nA |
| 22 | Analog Reference High Voltage | V_{RH} | $V_{DDA} - 500$ | V_{DDA} | mV |
| 23 | Analog Reference Low Voltage | V_{RL} | V_{SSA} | $V_{SSA} + 500$ | mV |
| 24 | V_{SS} to V_{SSA} Differential Voltage | $V_{SS} - V_{SSA}$ | –100 | 100 | mV |
| 25 | V_{SSSYN} to V_{SS} Differential Voltage | $V_{SSSYN} - V_{SS}$ | –100 | 100 | mV |
| 26 | Slew rate on V_{DDA} , V_{DDEx} , V_{DDSYN} , V_{DD33} , and V_{RC} power supply pins | V_{Ramp} | — | 100 | V/ms |
| 27 | Capacitive Supply Load (V_{DD}) | V_{Load} | 8 | — | μ F |
| 28 | Capacitive Supply Load (V_{DD33} , V_{DDSYN}) | V_{Load} | 1 | — | μ F |

¹ When $V_{RCSEL} = V_{SSA}$ (low), V_{DDSYN} and V_{DD33} are externally supplied. When $V_{RCSEL} = V_{DDA}$ (high), V_{DDSYN} and V_{DD33} are generated by internal voltage regulators. When $V_{RCSEL} = V_{SSA}$ (low), V_{DDSYN} and V_{DD33} cannot be 100 mV higher than V_{RC} .

Electrical Characteristics

- ² $V_{DDE1} - V_{DDE4}$ are separate power segments and may be powered independently with no differential voltage constraints between the power segments. $V_{DDE1} - V_{DDE3}$ pad power segments contain ADC analog input channels and thus the input analog signal level may be clamped to the V_{DDE} level, resulting in inaccurate ADC results if the V_{DDE} voltage level is less than V_{DDA} .
- ³ When $V_{RCSEL} = V_{DDA}$ (high), the internally generated V_{DD33} voltage may be used to power V_{DDEMLB} as long as the PK[0:2] pads remain in the disabled default state with their output buffers, input buffers, and pull devices disabled.
- ⁴ The pad type is indicated by one or more of the following abbreviations: A—analogue, F—fast speed, H—high voltage, I—input-only, M—medium speed, S—slow speed. For example, pad type SH designates a slow high-voltage pad.
- ⁵ The IHA pads are related to V_{DDA} .
- ⁶ Characterization Based Capability:
 $I_{OH_F} = \{12, 20, 30, 40\}$ mA and $I_{OL_F} = \{24, 40, 50, 65\}$ mA for {00, 01, 10, 11} drive mode with $V_{DDE} = 3.0$ V;
 $I_{OH_F} = \{7, 13, 18, 25\}$ mA and $I_{OL_F} = \{18, 30, 35, 50\}$ mA for {00, 01, 10, 11} drive mode with $V_{DDE} = 2.25$ V;
 $I_{OH_F} = \{3, 7, 10, 15\}$ mA and $I_{OL_F} = \{12, 20, 27, 35\}$ mA for {00, 01, 10, 11} drive mode with $V_{DDE} = 1.62$ V.
- ⁷ Characterization Based Capability:
 $I_{OH_S} = \{6, 11.6\}$ mA and $I_{OL_S} = \{9.2, 17.7\}$ mA for {slow, medium} I/O with $V_{DDEH} = 4.5$ V;
 $I_{OH_S} = \{2.8, 5.4\}$ mA and $I_{OL_S} = \{4.2, 8.1\}$ mA for {slow, medium} I/O with $V_{DDEH} = 3.0$ V
- ⁸ All V_{OL}/V_{OH} values 100% tested with ± 2 mA load.
- ⁹ Absolute value of current, measured at V_{IL} and V_{IH} .
- ¹⁰ Weak pull up/down inactive. Measured at $V_{DDE} = 5.25$ V. Applies to pad types: SH and MH. Leakage specification guaranteed only when power supplies are within specified operating conditions.
- ¹¹ Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 to 12 °C, in the ambient temperature range of 50 to 125 °C. Applies to pad types: pad_a and pad_ae.

4.6 Operating Current Specifications

Table 9. Operating Currents

| Spec | Characteristic | Symbol | Typ ¹ 25 °C Ambient | Max ¹ –40–150 °C Junction | Unit |
|-----------|--|-------------|--------------------------------------|--|-------------------------------------|
| Equations | $I_{TOTAL} = I_{DDE} + I_{DDA} + I_{RH} + I_{DD33} + I_{DDSYN} + I_{RC} + I_{DD}$ $I_{DDE} = I_{DDE1} + I_{DDE2} + I_{DDE3} + I_{DDE4} + I_{DDEMLB}$ | — | — | — | — |
| 1 | V_{DDE} Current $V_{DDE(1,2,3,4)}$ @ 3.0 V – 5.5 V, V_{DDEMLB} @ 2.375 V – 3.6 V Static ² Dynamic ³ | I_{DDE} | 15 24 | 250 25 | μ A mA |
| 2 | V_{DDA} Current V_{DDA} @ 3.0 V – 5.5 V Run mode Sleep mode – Optional 32 kHz osc enabled | I_{DDA} | 4 30 +20 | 20 100 +30 | mA μ A μ A |
| 3 | V_{RH} Current V_{RH} @ 3.0 V – 5.5 V Run mode Sleep mode | I_{RH} | 300 1 | 700 30 | μ A μ A |
| 4 | V_{DDSYN} Current V_{DD33} @ 3.0 V – 3.6 V Run mode Sleep mode – Optional ⁴ 4–40 MHz osc enabled w/ no clock – Optional ⁴ 4–40 MHz osc enabled w/ clock | I_{DDSYN} | 5 20 +150 +400 | 10 350 +350 +500 | mA μ A μ A μ A |

Table 9. Operating Currents (continued)

| Spec | Characteristic | Symbol | Typ ¹ 25 °C Ambient | Max ¹ –40–150 °C Junction | Unit |
|------|---|----------|---|--|---|
| 5 | V_{RC} Current (excluding I_{DD} , I_{DD33} , I_{DDSYN}) ⁵ V_{RC} @ 3.135 V – 5.5 V Run mode Sleep mode – Optional ⁴ 16MIRC enabled | I_{RC} | 1 3 +40 | 10 10 +60 | mA μ A μ A |
| 6 | V_{DD} Current V_{DD} @ 1.08 V – 1.32 V Run mode (Maximum @ 116 MHz) ⁶ Sleep mode – Optional ⁴ 128KIRC enabled – Optional ⁴ 16MIRC enabled – Optional ⁴ 32 kHz osc enabled – Optional ⁴ 4–40 MHz osc enabled w/ no clock – Optional ⁴ 4–40 MHz osc enabled w/ clock – Optional ⁴ 32 KB RAM – Optional ⁴ 64 KB RAM – Optional ⁴ 128 KB RAM | I_{DD} | 200 100 +5 +230 +5 +5 +150 +20 +30 +60 | 340 1500 +10 +250 +20 +20 +200 +700 +1400 +2000 | mA μ A μ A μ A μ A μ A μ A μ A μ A μ A |

¹ Typ – Nominal voltage levels and functional activity. Max – Maximum voltage levels and functional activity.

² Static state of pins is when input pins are disabled or not being toggled and driven to a valid input level, output pins are not toggling or driving against any current loads, and internal pull devices are disabled or not pulling against any current loads.

³ Dynamic current from pins is application-specific and depends on active pull devices, switching outputs, output capacitive and current loads, and switching inputs. Refer to Table 10 for more information.

⁴ Optional currents are values that should be added to their respective current specifications to obtain the actual value for that specification when the optional function is active. The plus sign (+) in the Typ and Max columns indicates these optional currents. For example, V_{DDSYN} in Sleep mode draws 1 μ A (typ). With the optional 4–40 MHz osc enabled w/ no clock, add 150 μ A for a total of 151 μ A (typ).

⁵ V_{RC} Current excluding the current supply to V_{DD33} , V_{DDSYN} and V_{DD} from V_{RC} .

⁶ Maximum supply current transition: 50mA per 20 μ S observation window.

4.7 I/O Pad Current Specifications

The power consumption of an I/O segment depends on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a particular segment. The output pin current can be calculated from [Table 10](#) based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in [Table 10](#).

Table 10. I/O Pad Average I_{DDE} Specifications¹

| Spec | Pad Type ² | Symbol | Period (ns) | Load ³ (pF) | V _{DDE} (V) | Drive/Slew Rate Select | I _{DDE} Avg (mA) | I _{DDE} RMS (mA) |
|------|-----------------------|-------------------------|-------------|------------------------|----------------------|------------------------|---------------------------|---------------------------|
| 1 | Slow | I _{DRV_SSR_HV} | 37 | 50 | 5.5 | 11 | 14 | |
| 2 | | | 130 | 50 | 5.5 | 01 | 5.3 | |
| 3 | | | 650 | 50 | 5.5 | 00 | 1.1 | |
| 4 | | | 840 | 200 | 5.5 | 00 | 3 | |
| 6 | Medium | I _{DRV_MSR_HV} | 24 | 50 | 5.5 | 11 | 9 | |
| 7 | | | 62 | 50 | 5.5 | 01 | 2.5 | |
| 8 | | | 317 | 50 | 5.5 | 00 | 0.5 | |
| 9 | | | 425 | 200 | 5.5 | 00 | 1.5 | |
| 11 | Fast | I _{DRV_FC} | 10 | 50 | 3.6 | 11 | 50.4 | 101.6 |
| 12 | | | 10 | 30 | 3.6 | 10 | 14.2 | 57.3 |
| 13 | | | 10 | 20 | 3.6 | 01 | 16.4 | 43.6 |
| 14 | | | 10 | 10 | 3.6 | 00 | 9.8 | 15.9 |
| 15 | | | 10 | 50 | 2.75 | 11 | 22.9 | 45.3 |
| 16 | | | 10 | 30 | 2.75 | 10 | 6.7 | 25.3 |
| 17 | | | 10 | 20 | 2.75 | 01 | 4.5 | 17.3 |
| 18 | | | 10 | 10 | 2.75 | 00 | 3 | 9.6 |
| 19 | Input | I _{DRV_I_HV} | 7 | 0.5 | 5.5 | N/A | N/A | N/A |

¹ These are typical values that are estimated from simulation and not tested. Currents apply to output pins only.

² Slow = SH or SHA; Medium = MH or MHA; Fast = F; Input = IHA. See [Table 2](#).

³ All loads are lumped.

4.7.1 I/O Pad V_{DD33} Current Specifications

The power consumption of the V_{DD33} supply is dependent on the usage of the pins on all I/O segments. The power consumption is the sum of all input and output pin V_{DD33} currents for all I/O segments. The output pin V_{DD33} current can be calculated from [Table 11](#) based on the voltage, frequency, and load on all Pad F pins. The input pin V_{DD33} current can be calculated from [Table 11](#) based on the voltage, frequency, and load on all Pad MH pins. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in [Table 11](#).

Table 11. I/O Pad Average I_{DD33} Specifications¹

| Spec | Pad Type ² | Symbol | Period (ns) | Load ³ (pF) | Drive Select | I_{DD33} Avg (μ A) | I_{DD33} RMS (μ A) |
|------|-----------------------|--------------------|-------------|------------------------|--------------|---------------------------|---------------------------|
| 1 | Slow | $I_{DRV_SSR_HV}$ | 100 | 50 | 11 | 0.8 | 235.7 |
| 2 | | | 200 | 50 | 01 | 0.04 | 87.4 |
| 3 | | | 800 | 50 | 00 | 0.06 | 47.4 |
| 4 | | | 800 | 200 | 00 | 0.009 | 47 |
| 5 | Medium | $I_{DRV_MSR_HV}$ | 40 | 50 | 11 | | |
| 6 | | | 100 | 50 | 01 | 0.11 | 76.5 |
| 7 | | | 500 | 50 | 00 | 0.02 | 56.2 |
| 8 | | | 500 | 200 | 00 | 0.01 | 56.2 |
| 9 | Input | $I_{DRV_I_HV}$ | 7 | 0.5 | N/A | | |

¹ These are typical values that are estimated from simulation and not tested. Currents apply to output pins only.

² Slow = SH or SHA; Medium = MH or MHA; Fast = F; Input = IHA. See [Table 2](#).

³ All loads are lumped.

Table 12. I_{DD33} Pad Average DC Current¹

| Spec | Pad Type ² | Symbol | Period (ns) | Load ³ (pF) | V_{DD33} (V) | V_{DDE} (V) | Drive Select | I_{DD33} Avg (μ A) | I_{DD33} RMS (μ A) |
|------|-----------------------|---------------|-------------|------------------------|----------------|---------------|--------------|---------------------------|---------------------------|
| 1 | Fast | I_{DRV_FC} | 10 | 50 | 3.6 | 3.6 | 11 | 3.32 | 11.77 |
| 2 | | | 10 | 30 | 3.6 | 3.6 | 10 | 2.28 | 7.07 |
| 3 | | | 10 | 20 | 3.6 | 3.6 | 01 | 1.73 | 5.75 |
| 4 | | | 10 | 10 | 3.6 | 3.6 | 00 | 1.39 | 4.77 |
| 5 | | | 10 | 50 | 3.6 | 2.75 | 11 | 2.3 | 7.81 |
| 6 | | | 10 | 30 | 3.6 | 2.75 | 10 | 1.64 | 4.96 |
| 7 | | | 10 | 20 | 3.6 | 2.75 | 01 | 1.37 | 4.31 |
| 8 | | | 10 | 10 | 3.6 | 2.75 | 00 | 1.06 | 4.09 |

¹ These are typical values that are estimated from simulation and not tested. Currents apply to output pins only.

² Slow = SH or SHA; Medium = MH or MHA; Fast = F; Input = IHA. See [Table 2](#).

³ All loads are lumped.

4.8 Low Voltage Characteristics

Table 13. Low Voltage Monitors

| Spec | Characteristic | Symbol | Min | Typical | Max | Unit |
|------|--|--|------------------------------|------------------------------|------------------------------|------|
| 1 | Power-on-Reset Assert Level ¹ | V_{POR} | 1.5 | — | 2.8 | V |
| 2 | Low Voltage Monitor 3.3 V ² Assert Level De-assert Level | V_{LVI33A} V_{LVI33D} | 3.00 3.04 | 3.05 3.12 | 3.10 3.19 | V |
| 3 | Low Voltage Monitor Synthesizer ³ Assert Level De-assert Level | $V_{LVISYNA}$ $V_{LVISYND}$ | 3.00 3.04 | 3.05 3.12 | 3.10 3.19 | V |
| 4 | Low Voltage Monitor 3.0 V Low Threshold ¹ VRCSEL = V_{SSA} Assert Level De-assert Level VRCSEL = V_{DDA} Assert Level De-assert Level | $V_{LVI_VDDA_LOA}$ $V_{LVI_VDDA_LOD}$ $V_{LVI_VDDA_LOA}$ $V_{LVI_VDDA_LOD}$ | 3.00 3.04 3.25 3.35 | 3.05 3.12 3.35 3.45 | 3.10 3.19 3.48 3.55 | V |
| 5 | Low Voltage Monitor 5.0 V ^{1, 4} Assert Level De-assert Level | $V_{LVI_VDDA_A}$ $V_{LVI_VDDA_D}$ | 4.35 4.45 | 4.475 4.575 | 4.55 4.65 | V |
| 6 | Low Voltage Monitor 5.0 V High Threshold ^{1, 5} Assert Level De-assert Level | $V_{LVI_VDDA_HA}$ $V_{LVI_VDDA_HD}$ | 4.50 4.50 | 4.675 4.675 | 4.80 4.80 | V |

¹ Monitors V_{DDA} .

² Monitors V_{DD33} .

³ Monitors V_{DDSYN} .

⁴ Disabled when $V_{RCSEL} = V_{SSA}$.

4.9 Oscillators Electrical Characteristics

Table 14. 3.3 V High Frequency External Oscillator

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|---|----------------|---|---|------|
| 1 | Frequency Range | f_{ref} | 4 ¹ | 40 | MHz |
| 2 | Duty Cycle of reference | t_{DC} | 40 | 60 | % |
| 3 | EXTAL Input High Voltage External crystal mode ² External clock mode | V_{IHEXT} | $V_{XTAL} + 0.4$ $0.65 \times V_{DDSYN}$ | $V_{DDSYN} + 0.3$ $V_{DDSYN} + 0.3$ | V |
| 4 | EXTAL Input Low Voltage External crystal mode ³ External clock mode | V_{ILEXT} | $V_{DDSYN} - 0.3$ $V_{DDSYN} - 0.3$ | $V_{XTAL} - 0.4$ $0.35 \times V_{DDSYN}$ | V |
| 5 | XTAL Current ⁴ | I_{XTAL} | 1 | 3 | mA |
| 6 | Total On-chip stray capacitance on XTAL | C_{S_XTAL} | — | 3 | pF |
| 7 | Total On-chip stray capacitance on EXTAL | C_{S_EXTAL} | — | 3 | pF |

Table 14. 3.3 V High Frequency External Oscillator (continued)

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|--|----------------|---------------------------|--|------|
| 8 | Crystal manufacturer's recommended capacitive load | C_L | See crystal specification | See crystal specification | pF |
| 9 | Discrete load capacitance to be connected to EXTAL | C_{L_EXTAL} | — | $2 \times C_L - C_{S_EXTAL} - C_{PCB_EXTAL}^5$ | pF |
| 10 | Discrete load capacitance to be connected to XTAL | C_{L_XTAL} | — | $2 \times C_L - C_{S_XTAL} - C_{PCB_XTAL}^5$ | pF |
| 11 | Startup Time | $t_{startup}$ | — | 10 | ms |

¹ When PLL frequency modulation is active, reference frequencies less than 8 MHz will distort the modulated waveform and the effects of this on emissions is not characterized.

² This parameter is meant for those who do not use quartz crystals or resonators, but instead use CAN oscillators in crystal mode. In that case, $V_{extal} - V_{xtal} \geq 400$ mV criteria has to be met for oscillator's comparator to produce output clock.

³ This parameter is meant for those who do not use quartz crystals or resonators, but instead use CAN oscillators in crystal mode. In that case, $V_{xtal} - V_{extal} \geq 400$ mV criteria has to be met for oscillator's comparator to produce output clock.

⁴ I_{xtal} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.

⁵ C_{PCB_EXTAL} and C_{PCB_XTAL} are the measured PCB stray capacitances on EXTAL and XTAL, respectively.

Table 15. 5 V Low Frequency (32 kHz) External Oscillator

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|--|---------------|---------------------------|---------------------------|---------|
| 1 | Frequency Range | f_{ref32} | 32 | 40 | kHz |
| 2 | Duty Cycle of reference | t_{dc32} | 40 | 60 | % |
| 3 | XTAL32 Current ¹ | I_{XTAL32} | — | 3 | μ A |
| 4 | Crystal manufacturer's recommended capacitive load | C_{L32} | See crystal specification | See crystal specification | pF |
| 5 | Startup Time | $t_{Startup}$ | — | 2 | s |

¹ I_{xtal32} is the oscillator bias current out of the XTAL32 pin with both EXTAL32 and XTAL32 pins grounded.

Table 16. 5 V High Frequency (16 MHz) Internal RC Oscillator

| Spec | Characteristic | Symbol | Range | Min | Typ | Max | Unit |
|------|---|---------------|-------|------|-----|-----------|------|
| 1 | Frequency before trim ¹ | f_{ut} | 35% | 10.4 | 16 | 21.6 | MHz |
| 2 | Frequency after loading factory trim ² | f_t | 7% | 14.9 | 16 | 17.1 | MHz |
| 3 | Application trim resolution ³ | t_s | — | — | — | ± 0.5 | % |
| 4 | Application frequency trim step ³ | f_s | — | — | 300 | — | kHz |
| 5 | Startup Time | $t_{Startup}$ | — | — | — | 500 | ns |

¹ Across process, voltage, and temperature.

² Across voltage and temperature.

³ Fixed voltage and temperature.

Electrical Characteristics

Table 17. 5V Low Frequency (128 kHz) Internal RC Oscillator

| Spec | Characteristic | Symbol | Range | Min | Typ | Max | Unit |
|------|---|--------------------|-------|-------|-----|-------|------|
| 1 | Frequency before trim ¹ | F _{ut128} | 35% | 83.2 | 128 | 172.8 | kHz |
| 2 | Frequency after loading factory trim ² | F _{t128} | 7% | 119.0 | 128 | 137.0 | kHz |
| 3 | Application trim resolution ³ | T _{s128} | — | — | — | ±2 | % |
| 4 | Application frequency trim step ³ | F _{s128} | — | — | 4 | — | kHz |
| 5 | Startup Time | S _{t128} | — | — | — | 100 | µs |

¹ Across process, voltage, and temperature.

² Across voltage and temperature.

³ Fixed voltage and temperature.

4.10 FMPLL Electrical Characteristics

Table 18. FMPLL Electrical Specifications¹

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|---|----------------------|-----------------------------------|------|--------------------|
| 1 | System Frequency ² | f _{SYS} | — | 116 | MHz |
| 2 | PLL Reference Frequency Range | f _{REF} | 4 | 40 | MHz |
| 3 | PLL Frequency | f _{PLL} | $\frac{f_{vco(min)}}{(ERFD + 1)}$ | | MHz |
| 4 | Loss of Reference Frequency ³ | f _{LOR} | 100 | 2000 | kHz |
| 5 | Self Clocked Mode Frequency | f _{SCM} | 16 | 64 | MHz |
| 6 | PLL Lock Time ⁴ | t _{LPLL} | — | 400 | µs |
| 7 | Duty Cycle of Reference | t _{DC} | 40 | 60 | % |
| 8 | Frequency un-LOCK Range | f _{UL} | -4.0 | 4.0 | % f _{SYS} |
| 9 | Frequency LOCK Range | f _{LCK} | -2.0 | 2.0 | % f _{SYS} |
| 10 | CLKOUT Period Jitter, ⁵ Measured at f _{SYS} Max Cycle-to-cycle Jitter | C _{Jitter} | -5 | 5 | %f _{SYS} |
| 11 | CLKOUT Jitter at ≥ 50 µs period | C _{Jitter} | -250 | 250 | ns |
| 12 | Peak-to-Peak Frequency Modulation Range Limit ^{6,7} (f _{SYS} Max must not be exceeded) | C _{mod} | 0 | 4 | %f _{SYS} |
| 13 | FM Depth Tolerance ⁸ | C _{mod_err} | -0.50 | 0.50 | %f _{SYS} |
| 14 | VCO Frequency ⁹ | f _{VCO} | 192 | 600 | MHz |
| 15 | Modulation Rate Limits ¹⁰ | f _{MOD} | 0.400 | 1 | MHz |

¹ V_{DDSYN} = 3.0 V to 3.6 V, V_{SS} = V_{SSSYN} = 0 V, T_A = T_L to T_H.

- ² The maximum frequency value is with frequency modulation disabled. If frequency modulation is enabled, the maximum frequency value should be de-rated by the percentage of modulation enabled so that the maximum frequency is not exceeded.
- ³ “Loss of Reference Frequency” is the reference frequency detected internally, which transitions the PLL into self clocked mode.
- ⁴ This specification applies to the period required for the PLL to re-lock after changing the MFD frequency control bits in the synthesizer control register (SYNCR). From power up with crystal oscillator reference, lock time will be additive with crystal startup time.
- ⁵ Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of $C_{\text{jitter}} + C_{\text{mod}}$.
- ⁶ Modulation depth selected must not result in f_{PLL} value greater than the f_{PLL} maximum specified value.
- ⁷ Maximum and minimum variations from programmed modulation depth are 2%, 3%, and 4% peak-to-peak. Use only these settings.
- ⁸ Depth tolerance is the programmed modulation depth $\pm 0.25\%$ of f_{SYS} .
- ⁹ See the Block Guide for VCO frequency synthesis equations.
- ¹⁰ Modulation rates less than 400 kHz will result in exceedingly long FM calibration durations. Modulation rates greater than 1 MHz will result in reduced calibration accuracy.

4.11 ADC Electrical Characteristics

Table 19. ADC Conversion Specifications (Operating)

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|---|------------------|------------------------|------------------|------|
| 1 | Analog High Reference Voltage | V_{RH} | $V_{\text{DDA}} - 0.5$ | V_{DDA} | V |
| 2 | Analog Low Reference Voltage | V_{RL} | 0 | 0.5 | V |
| 3 | Analog Input Voltage | AV_{IN} | V_{RL} | V_{RH} | V |
| 4 | Sampling Frequency | F_{S} | — | 1.53 | MHz |
| 5 | Maximum ADC Clock Frequency | F_{MAX} | — | 60 | MHz |
| 6 | Sampling Time $V_{\text{DDA}} = 3.0 \text{ V} - 3.6 \text{ V}$ $V_{\text{DDA}} > 3.6 \text{ V} - 5.5 \text{ V}$ | t_{S} | 250 125 | — | ns |
| 7 | Differential Non Linearity | DNL | -1.0 | 1.0 | LSB |
| 8 | Integral Non Linearity | INL | -1.5 | 1.5 | LSB |
| 9 | Offset Error | OFS | -1.0 | 1.0 | LSB |
| 10 | Gain Error | GNE | -2.0 | 2.0 | LSB |
| 11 | Total Unadjusted Error ¹ | TUE | -2.0 | 2.0 | LSB |

¹ TUE assumes no pin activity on pins adjacent to analog channel or output driver activity on corresponding V_{DDE} segment.

4.12 Flash Memory Electrical Characteristics

Table 20. Flash Program and Erase Specifications¹

| Spec | Characteristic | Symbol | Min | Initial Max ² | Max ³ | Unit |
|------|--|--------------------------|-----|--------------------------|------------------|---------------|
| 1 | Double Word (64 bits) Program Time ⁴ | $t_{\text{dwprogram}}$ | — | — | 500 | μs |
| 2 | Page (128 bits and 256 bits) Program Time ⁴ | t_{pprogram} | — | 160 | 500 | μs |
| 3 | 16 KB Block Pre-program and Erase Time | $t_{\text{16kpperase}}$ | — | 1000 | 5000 | ms |
| 4 | 64 KB Block Pre-program and Erase Time | $t_{\text{64kpperase}}$ | — | 1800 | 5000 | ms |
| 5 | 128 KB Block Pre-program and Erase Time | $t_{\text{128kpperase}}$ | — | 2600 | 7500 | ms |

Electrical Characteristics

Table 20. Flash Program and Erase Specifications¹ (continued)

| Spec | Characteristic | Symbol | Min | Initial Max ² | Max ³ | Unit |
|------|---|-------------------|-----|--------------------------|---------------------------------|---------|
| 6 | 256 KB Block Pre-program and Erase Time | $t_{256kpperase}$ | — | 5200 | 15,000 | ms |
| 7 | Wait States Relative to System Frequency ⁵ PFCRP η [RWSC] = PFCRP η [APC] = 0b000; PFCRP η [WWSC] = 0b01 PFCRP η [RWSC] = PFCRP η [APC] = 0b001; PFCRP η [WWSC] = 0b01 PFCRP η [RWSC] = PFCRP η [APC] = 0b010; PFCRP η [WWSC] = 0b01 PFCRP η [RWSC] = PFCRP η [APC] = 0b011 – 0b111; PFCRP η [WWSC] = 0b01 | t_{rWSC} | — | — | 30 60 90 f_{SYS} max | MHz |
| 8 | Recovery Time | $t_{Recover}$ | — | — | 45 | μ s |

¹ Typical program and erase times assume nominal supply values and operation at 25 °C.

² Initial factory condition: < 100 program/erase cycles, nominal supply values and operation at 25 °C.

³ The maximum time is at worst case conditions after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

⁴ Actual hardware programming time. This does not include software overhead.

⁵ Wait state timing is based on the system clock frequency and thus is same for all masters.

Table 21. Flash EEPROM Module Life (Full Temperature Range)

| Spec | Characteristic | Symbol | Min | Typical ¹ | Unit |
|------|--|-----------|-------------------|----------------------|--------|
| 1 | Number of Program/Erase cycles per block for 16 KB and 64 KB blocks over the operating temperature range (T_J) | P/E | 100,000 | — | cycles |
| 2 | Number of Program/Erase cycles per block for 128 KB blocks over the operating temperature range (T_J) | P/E | 1,000 | 100,000 | cycles |
| 3 | Minimum Data Retention at 85 °C ambient temperature ² Blocks with 0–1,000 P/E cycles Blocks with 1,001–10,000 P/E cycles Blocks with 10,001–100,000 P/E cycles | Retention | 20 10 1 – 5 | — | years |

¹ Typical endurance is evaluated at 25 °C. Product qualification is performed to the minimum specification. For additional information on the definition of Typical Endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

² Ambient temperature averaged over duration of application, not to exceed product operating temperature range.

4.13 Pad AC Specifications

Table 22. Pad AC Specifications (5.0 V, 2.5 V)¹

| Spec | Pad Type ² | SRC/DSC ³ | Output Delay ^{4,4} (ns) | Rise/Fall ^{5,6} (ns) | Load Drive (pF) |
|------|-----------------------|----------------------|----------------------------------|-------------------------------|-----------------|
| 1 | Slow ⁷ | 00 | 318/343 | 155/173 | 50 |
| | | | 408/431 | 188/204 | 200 |
| | | 01 | 61/67 | 30/34 | 50 |
| | | | 80/90 | 38/44 | 200 |
| | | 11 | 18/18 | 10/11 | 50 |
| | | | 27/28 | 15/17 | 200 |

Table 22. Pad AC Specifications (5.0 V, 2.5 V)¹ (continued)

| Spec | Pad Type ² | SRC/DSC ³ | Output Delay ^{4,4} (ns) | Rise/Fall ^{5,6} (ns) | Load Drive (pF) |
|------|-----------------------|----------------------|----------------------------------|-------------------------------|-----------------|
| 2 | Medium | 00 | 142/186 | 65/89 | 50 |
| | | | 195/253 | 91/122 | 200 |
| | | 01 | 20/35 | 8.7/16.6 | 50 |
| | | | 41/64 | 24/35 | 200 |
| | | 11 | 12/11 | 5.3/5.9 | 50 |
| | | | 32/34 | 21/23 | 200 |
| 3 | Fast ⁸ | 00 | 2.7 | 1.5 | 10 |
| | | 01 | | | 20 |
| | | 10 | | | 30 |
| | | 11 | | | 50 |
| 4 | Input | N/A | 1.9/1.9 | 1.5/1.5 | 0.5 |

¹ These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at $F_{SYS} = 116$ MHz, $V_{DD} = 1.08 - 1.32$ V, $V_{DDE} = 1.62 - 1.98$ V, $V_{DDEH} = 4.5 - 5.5$ V, V_{RC33} and $V_{DDPLL} = 3.0 - 3.6$ V, $T_A = T_L$ to T_H .

² Slow = SH or SHA; Medium = MH or MHA; Fast = F; Input = IHA. See Table 2.

³ SRC/DSC are bit fields in the Pad Configuration Registers. SRC—Slew Rate Control (slow and medium pad types only), DSC—Drive Strength Control (fast pad type only).

⁴ This parameter is supplied for reference and is not guaranteed by design and not tested.

⁵ This parameter is guaranteed by characterization before qualification rather than 100% tested.

⁶ Delay and rise/fall are measured to 20% or 80% of the respective signal.

⁷ Add a maximum of one system clock to the output delay for delay with respect to system clock.

⁸ Output delay is shown in. Add a maximum of one system clock to the output delay for delay with respect to system clock.

Table 23. De-rated Pad AC Specifications (3.3 V, 3.3 V)¹

| Spec | Pad Type ² | SRC/DSC ³ | Out Delay ^{4,5} (ns) | Rise/Fall ⁶ (ns) | Load Drive (pF) |
|------|-----------------------|----------------------|-------------------------------|-----------------------------|-----------------|
| 1 | Slow ⁷ | 00 | 408/431 | 188/204 | 50 |
| | | | 533/592 | 250/288 | 200 |
| | | 01 | 80/90 | 38/44 | 50 |
| | | | 146/167 | 82/96 | 200 |
| | | 11 | 27/28 | 15/17 | 50 |
| | | | 81/92 | 57/67 | 200 |
| 2 | Medium | 00 | 184/240 | 79/107 | 50 |
| | | | 253/330 | 114/153 | 200 |
| | | 01 | 28/47 | 11.8/21.8 | 50 |
| | | | 58/88 | 34/49 | 200 |
| | | 11 | 18/17 | 7.6/8.9 | 50 |
| | | | 46/51 | 30/35 | 200 |

Table 23. De-rated Pad AC Specifications (3.3 V, 3.3 V)¹ (continued)

| Spec | Pad Type ² | SRC/DSC ³ | Out Delay ^{4,5} (ns) | Rise/Fall ⁶ , (ns) | Load Drive (pF) |
|------|-----------------------|----------------------|----------------------------------|----------------------------------|--------------------|
| 3 | Fast ⁸ | 00 | 2.5 | 1.2 | 10 |
| | | 01 | | 1.2 | 20 |
| | | 10 | | 1.2 | 30 |
| | | 11 | | 1.2 | 50 |
| 4 | Input | N/A | 3/3 | 1.5/1.5 | 0.5 |

- ¹ These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at $F_{SYS} = 116 \text{ MHz}$, $V_{DD} = 1.08 - 1.32 \text{ V}$, $V_{DDE} = 3.0 - 3.6 \text{ V}$, $V_{DDEH} = 3.0 - 3.6 \text{ V}$, V_{RC33} and $V_{DDPLL} = 3.0 - 3.6 \text{ V}$, $T_A = T_L$ to T_H .
- ² Slow = SH or SHA; Medium = MH or MHA; Fast = F; Input = IHA. See Table 2.
- ³ SRC/DSC are bit fields in the Pad Configuration Registers. SRC—Slew Rate Control (slow and medium pad types only), DSC—Drive Strength Control (fast pad type only).
- ⁴ This parameter is supplied for reference and is not guaranteed by design and not tested.
- ⁵ Delay and rise/fall are measured to 20% or 80% of the respective signal.
- ⁶ This parameter is guaranteed by characterization before qualification rather than 100% tested.
- ⁷ Add a maximum of one system clock to the output delay for delay with respect to system clock.
- ⁸ Output delay is shown in Figure 6. Add a maximum of one system clock to the output delay for delay with respect to system clock.




Figure 6. Pad Output Delay

4.14 AC Timing

4.14.1 Reset and Boot Configuration Pins

Table 24. Reset and Boot Configuration Timing

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|--|-------------------|-----|-----|---------------|
| 1 | $\overline{\text{RESET}}$ Pulse Width | t_{RPW} | 150 | — | ns |
| 2 | BOOTCFG Setup Time after $\overline{\text{RESET}}$ Valid | t_{RCSU} | — | 100 | μs |
| 3 | BOOTCFG Hold Time from $\overline{\text{RESET}}$ Valid | t_{RCH} | 0 | — | μs |




Figure 7. Reset and Boot Configuration Timing

4.14.2 External Interrupt (IRQ) and Non-Maskable Interrupt (NMI) Pins

Table 25. IRQ/NMI Timing

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|--|-------------------|-----|-----|------------------|
| 1 | IRQ/NMI Pulse Width Low | t_{IPWL} | 3 | — | t_{SYS} |
| 2 | IRQ/NMI Pulse Width High | T_{IPWH} | 3 | — | t_{SYS} |
| 3 | IRQ/NMI Edge to Edge Time ¹ | t_{CYC} | 6 | — | t_{SYS} |

¹ Applies when IRQ/NMI pins are configured for rising edge or falling edge events, but not both.




Figure 8. IRQ and NMI Timing

4.14.3 JTAG (IEEE 1149.1) Interface

Table 26. JTAG Interface Timing¹

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|--|----------------------|-----|-----|------|
| 1 | TCK Cycle Time | t_{JCYC} | 100 | — | ns |
| 2 | TCK Clock Pulse Width (Measured at $V_{DDE}/2$) | t_{JDC} | 40 | 60 | ns |
| 3 | TCK Rise and Fall Times (40% – 70%) | $t_{TCKRISE}$ | — | 3 | ns |
| 4 | TMS, TDI Data Setup Time | t_{TMSS}, t_{TDIS} | 5 | — | ns |
| 5 | TMS, TDI Data Hold Time | t_{TMSH}, t_{TDIH} | 25 | — | ns |
| 6 | TCK Low to TDO Data Valid | t_{TDOV} | — | 25 | ns |
| 7 | TCK Low to TDO Data Invalid | t_{TDOI} | 0 | — | ns |
| 8 | TCK Low to TDO High Impedance | t_{TDOHZ} | — | 20 | ns |
| 9 | JCOMP Assertion Time | t_{JCMPPW} | 100 | — | ns |
| 10 | JCOMP Setup Time to TCK Low | t_{JCMPS} | 40 | — | ns |
| 11 | TCK Falling Edge to Output Valid | t_{BSDV} | — | 50 | ns |
| 12 | TCK Falling Edge to Output Valid out of High Impedance | t_{BSDVZ} | — | 50 | ns |
| 13 | TCK Falling Edge to Output High Impedance | t_{BSDHZ} | — | 50 | ns |
| 14 | Boundary Scan Input Valid to TCK Rising Edge | t_{BSDST} | 50 | — | ns |
| 15 | TCK Rising Edge to Boundary Scan Input Invalid | t_{BSDHT} | 50 | — | ns |

¹ These specifications apply to JTAG boundary scan only. JTAG timing specified at $V_{DDE} = 3.0 - 5.5$ V, $T_A = T_L$ to T_H , and $C_L = 30$ pF with SRC = 0b11.




Figure 9. JTAG Test Clock Input Timing




Figure 10. JTAG Test Access Port Timing




Figure 11. JTAG JCOMP Timing




Figure 12. JTAG Boundary Scan Timing

4.14.4 Nexus Debug Interface

Table 27. Nexus Debug Port Timing¹

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|--|---------------------------|------|------|-------------|
| 1 | MCKO Cycle Time | t_{MCCYC} | 15.6 | — | ns |
| 2 | MCKO Duty Cycle | t_{MDC} | 40 | 60 | % |
| 3 | MCKO Low to MDO, \overline{MSEO} , \overline{EVTO} Data Valid ² | t_{MDOV} | -0.1 | 0.25 | t_{MCCYC} |
| 4 | \overline{EVTI} Pulse Width | t_{EVTIPW} | 4.0 | — | t_{TCYC} |
| 5 | \overline{EVTO} Pulse Width | t_{EVTOPW} | 1 | — | t_{MCCYC} |
| 6 | TCK Cycle Time ³ | t_{TCYC} | 40 | — | ns |
| 7 | TCK Duty Cycle | t_{TDC} | 40 | 60 | % |
| 8 | TDI, TMS Data Setup Time | t_{NTDIS} , t_{NTMSS} | 8 | — | ns |
| 9 | TDI, TMS Data Hold Time | t_{NTDIH} , t_{NTMSH} | 5 | — | ns |
| 10 | TCK Low to TDO Data Valid | t_{JOV} | 0 | 25 | ns |

¹ JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at $V_{DDE} = 3.0 - 5.5$ V, $T_A = T_L$ to T_H , and $C_L = 30$ pF with $SRC = 0b11$.

² MDO, \overline{MSEO} , and \overline{EVTO} data is held valid until next MCKO low cycle.

³ The system clock frequency needs to be three times faster than the TCK frequency.




Figure 13. Nexus Output Timing




Figure 14. Nexus TDI, TMS, TDO Timing

4.14.5 Enhanced Modular I/O Subsystem (eMIOS)


Table 28. eMIOS Timing¹

| Spec | Characteristic | Symbol | Min | Max | Unit |
|------|--------------------------|------------|-------|-----|-----------|
| 1 | eMIOS Input Pulse Width | t_{MIPW} | 4 | — | t_{CYC} |
| 2 | eMIOS Output Pulse Width | t_{MOPW} | t^2 | — | t_{CYC} |

¹ eMIOS timing specified at $V_{DDE} = 3.0 - 5.5$ V, $T_A = T_L$ to T_H , and $CL = 30$ pF with $SRC = 0b11$.

² This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).

Figure 15. eMIOS Timing



4.14.6 Deserial Serial Peripheral Interface (DSPI)

Table 29. DSPI Timing

| Spec | Characteristic | Symbol | 116 MHz ¹ | | Unit |
|------|--|------------|----------------------|----------------------|------|
| | | | Min. Value | Max. Value | |
| 1 | DSPI Cycle Time | t_{SCK} | | | |
| | Master (MTFE = 0) | | 100 | — | ns |
| | Slave (MTFE = 0) | | 100 | — | ns |
| | Master (MTFE = 1) | | 50 | — | ns |
| | Slave (MTFE = 1) | | 50 | — | ns |
| 2 | PCS to SCK Delay ² | t_{CSC} | 7 | — | ns |
| 3 | After SCK Delay ³ | t_{ASC} | 14 | — | ns |
| 4 | SCK Duty Cycle | t_{SDC} | $0.4 \times t_{SCK}$ | $0.6 \times t_{SCK}$ | ns |
| 5 | Slave Access Time (\overline{SS} active to SOUT valid) | t_A | — | 25 | ns |
| 6 | Slave SOUT Disable Time (\overline{SS} inactive to SOUT High-Z or invalid) | t_{DIS} | — | 25 | ns |
| 7 | PCSx to \overline{PCSS} time | t_{PCSC} | 0 | — | ns |
| 8 | \overline{PCSS} to PCSx time | t_{PASC} | 0 | — | ns |
| 9 | Data Setup Time for Inputs | t_{SUI} | | | |
| | Master (MTFE = 0) | | 25 | — | ns |
| | Slave | | 5 | — | ns |
| | Master (MTFE = 1, CPHA = 0) ⁴ | | 10 | — | ns |
| | Master (MTFE = 1, CPHA = 1) | | 25 | — | ns |
| 10 | Data Hold Time for Inputs | t_{HI} | | | |
| | Master (MTFE = 0) | | –4 | — | ns |
| | Slave | | 7 | — | ns |
| | Master (MTFE = 1, CPHA = 0) ⁴ | | 12 | — | ns |
| | Master (MTFE = 1, CPHA = 1) | | –4 | — | ns |
| 11 | Data Valid (after SCK edge) | t_{SUO} | | | |
| | Master (MTFE = 0) | | — | 8 | ns |
| | Slave | | — | 28 | ns |
| | Master (MTFE = 1, CPHA = 0) | | — | 15 | ns |
| | Master (MTFE = 1, CPHA = 1) | | 8 | ns | |
| 12 | Data Hold Time for Outputs | t_{HO} | | | |
| | Master (MTFE = 0) | | –7 | — | ns |
| | Slave | | 2 | — | ns |
| | Master (MTFE = 1, CPHA = 0) | | 1 | — | ns |
| | Master (MTFE = 1, CPHA = 1) | | –7 | — | ns |

¹ 116 MHz timing specified at CL = 50 pF with SRC = 0b11.

² The maximum value is programmable in DSPI_CTARn[PSSCK] and DSPI_CTARn[CSSCK].

³ The maximum value is programmable in DSPI_CTARn[PASC] and DSPI_CTARn[ASC].

⁴ This number is calculated assuming the SMPL_PT bit field in DSPI_MCR is set to 0b10.




Figure 16. DSPI Classic SPI Timing — Master, CPHA = 0




Figure 17. DSPI Classic SPI Timing — Master, CPHA = 1




Figure 18. DSPI Classic SPI Timing — Slave, CPHA = 0




Figure 19. DSPI Classic SPI Timing — Slave, CPHA = 1




Figure 20. DSPI Modified Transfer Format Timing — Master, CPHA = 0




Figure 21. DSPI Modified Transfer Format Timing — Master, CPHA = 1




Figure 22. DSPI Modified Transfer Format Timing — Slave, CPHA = 0




Figure 23. DSPI Modified Transfer Format Timing — Slave, CPHA = 1




Figure 24. DSPI PCS Strobe (\overline{PCSS}) Timing

4.14.7 MLB Interface

4.14.7.1 Media Local Bus DC Electrical Characteristics

Table 30 provides the DC electrical characteristics for the Media Local Bus interface.

Table 30. Media Local Bus DC Electrical Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Comments |
|-----------------------------|----------|------------------|-----|---------|---------------|--------------------------|
| Maximum Input Voltage | — | — | — | 3.6 | V | |
| Low Level Input Threshold | V_{IL} | — | — | 0.7 | V | |
| High Level Input Threshold | V_{IH} | 1.8 ¹ | — | — | V | |
| Low Level Output Threshold | V_{OL} | — | — | 0.4 | V | $I_{OL} = 6 \text{ mA}$ |
| High Level Output Threshold | V_{OH} | 2.0 | — | — | V | $I_{OH} = -6 \text{ mA}$ |
| Input Leakage Current | I_L | — | — | ± 1 | μA | $0 < V_{in} < V_{DDE4}$ |

¹ Higher V_{IH} thresholds can be used; however, the risks associated with less noise margin in the system must be evaluated and assumed by the customer.

4.14.7.2 Media Local Bus (MLB) AC Electrical Characteristics

Table 31 and Table 32 provide the AC electrical characteristics for the Media Local Bus interface.

Table 31. MLB Timing for MLB Speed 256 Fs or 512 Fs

| Spec | Parameter | Symbol | Min | Typ | Max | Unit | Comments |
|------|---|-------------|-----------------------|----------------------------|----------------------------------|--------|---|
| 1 | MLBCLK Operating Frequency ¹ | f_{mck} | 11.264 — — — | — 12.288 24.576 — | — — — 24.6272 25.600 | MHz | 256 Fs at 44.0 kHz 256 Fs at 48.0 kHz 512 Fs at 48.0 kHz 512 Fs at 48.1 kHz 512 Fs PLL unlocked |
| 2 | MLBCLK rise time | t_{mckr} | — | — | 3 | ns | V_{IL} to V_{IH} |
| 3 | MLBCLK fall time | t_{mckf} | — | — | 3 | ns | V_{IH} to V_{IL} |
| 4 | MLBCLK cycle time | t_{mckc} | — | 81 40 | — | ns | 256 Fs 512 Fs |
| 5 | MLBCLK low time | t_{mckl} | 31.5 30 | 37 35.5 | — | ns | 256 Fs 256 Fs PLL unlocked |
| | | | 14.5 14 | 17 16.5 | — | ns | 512 Fs 512 Fs PLL unlocked |
| 6 | MLBCLK high time | t_{mckh} | 31.5 30 | 38 36.5 | — | ns | 256x Fs 256 Fs PLL unlocked |
| | | | 14.5 14 | 17 16.5 | — | ns | 512 Fs 512 Fs PLL unlocked |
| 7 | MLBCLK pulse width variation ² | t_{mpwv} | — | — | 2 | ns p-p | |
| 8 | MLBSIG/MLBDAT input valid to MLBCLK falling | t_{dsmcf} | 1 | — | — | ns | |
| 9 | MLBSIG/MLBDAT input hold from MLBCLK low | t_{dhmcf} | 0 | — | — | ns | |

Electrical Characteristics

Table 31. MLB Timing for MLB Speed 256 Fs or 512 Fs (continued)

| Spec | Parameter | Symbol | Min | Typ | Max | Unit | Comments |
|------|---|--------------|-----|-----|------------|------|----------|
| 10 | MLBSIG/MLBDAT output high impedance from MLBCLK low | $t_{mcf dz}$ | 0 | — | t_{mckl} | ns | |
| 11 | Bus Hold time ³ | t_{mdzh} | 4 | — | — | ns | |
| 12 | MLBSIG/MLBDAT output valid from MLBCLK rising | t_{mcrdv} | — | — | 8 | ns | |

• Ground = 0.0V
 • Load Capacitance = 60 pF, SIU_PCR144–SIU_PCR146[DSC] = 0b11.
 • MLB speed of 256 Fs or 512 Fs (Fs = 48 kHz)
 Unless otherwise noted, all timing parameters are specified from the valid voltage threshold in [Table 30](#).

¹ The Controller can shut off MLBCLK to place MLB in a low-power state.

² Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (ns p-p).

³ The board must be designed to insure that the high-impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.

Table 32. MLB Timing for MLB Speed 1024 Fs

| Spec | Parameter | Symbol | Min | Typ | Max | Unit | Comments |
|------|---|--------------|-----------------------|-----------------------|-----------------------------|--------|---|
| 1 | MLBCLK Operating Frequency ¹ | f_{mck} | 45.056 — — — | — 49.152 — — | — — 49.2544 51.200 | MHz | 1024 Fs at 44.0 kHz 1024 Fs at 48.0 kHz 1024 Fs at 48.1 kHz 1024 Fs PLL unlocked |
| 2 | MLBCLK rise time | t_{mckr} | — | — | 1 | ns | V_{IL} to V_{IH} |
| 3 | MLBCLK fall time | t_{mckf} | — | — | 1 | ns | V_{IH} to V_{IL} |
| 4 | MLBCLK cycle time | t_{mckc} | — | 20.3 | — | ns | V_{IL} to V_{IH} |
| 5 | MLBCLK low time | t_{mckl} | 6.5 6.1 | 7.7 7.3 | — | ns | 1024 Fs PLL unlocked |
| 6 | MLBCLK high time | t_{mckh} | 9.7 9.3 | 10.6 10.2 | — | ns | 1024 Fs PLL unlocked |
| 7 | MLBCLK pulse width variation ² | t_{mpwv} | — | — | 0.7 | ns p-p | |
| 8 | MLBSIG/MLBDAT input valid to MLBCLK falling | t_{dsmcf} | 1 | — | — | ns | |
| 9 | MLBSIG/MLBDAT input hold from MLBCLK low | t_{dhmcf} | 0 | — | — | ns | |
| 10 | MLBSIG/MLBDAT output high impedance from MLBCLK low | $t_{mcf dz}$ | 0 | — | t_{mckl} | ns | |
| 11 | Bus Hold time ³ | t_{mdzh} | 2 | — | — | ns | |
| 12 | MLBSIG/MLBDAT output valid from MLBCLK rising | t_{mcrdv} | — | — | 7 | ns | |

• Ground = 0.0V
 • Load Capacitance = 40 pF, SIU_PCR144–SIU_PCR146[DSC] = 0b00.
 • MLB speed = 1024Fs (Fs = 48 kHz)
 • Unless otherwise noted, timing parameters are specified from the valid voltage threshold in [Table 30](#).

- ¹ The Controller can shut off MLBCLK to place MLB in a low-power state.
- ² Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (ns p-p).
- ³ The board must be designed to insure that the high-impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.




Figure 25. Media Local Bus (MLB) Timing

4.14.8 Fast Ethernet Interface

MII signals use CMOS signal levels compatible with devices operating at either 5.0 V or 3.3 V. Signals are not TTL compatible. They follow the CMOS electrical characteristics.

4.14.8.1 MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)

The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the RX_CLK frequency.

Table 33. MII Receive Signal Timing

| Spec | Characteristic | Min | Max | Unit |
|------|--|-----|-----|---------------|
| M1 | RXD[3:0], RX_DV, RX_ER to RX_CLK setup | 5 | — | ns |
| M2 | RX_CLK to RXD[3:0], RX_DV, RX_ER hold | 5 | — | ns |
| M3 | RX_CLK pulse width high | 35% | 65% | RX_CLK period |
| M4 | RX_CLK pulse width low | 35% | 65% | RX_CLK period |




Figure 26. MII Receive Signal Timing Diagram

4.14.8.2 MII Transmit Signal Timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the TX_CLK frequency.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.

Refer to the Ethernet chapter for details of this option and how to enable it.

Table 34. MII Transmit Signal Timing¹

| Spec | Characteristic | Min | Max | Unit |
|------|--|-----|-----|---------------|
| M5 | TX_CLK to TXD[3:0], TX_EN, TX_ER invalid | 5 | — | ns |
| M6 | TX_CLK to TXD[3:0], TX_EN, TX_ER valid | — | 25 | ns |
| M7 | TX_CLK pulse width high | 35% | 65% | TX_CLK period |
| M8 | TX_CLK pulse width low | 35% | 65% | TX_CLK period |

¹ Output pads configured with SRC = 0b11.




Figure 27. MII Transmit Signal Timing Diagram

4.14.8.3 MII Async Inputs Signal Timing (CRS and COL)

Table 35. MII Async Inputs Signal Timing¹

| Spec | Characteristic | Min | Max | Unit |
|------|------------------------------|-----|-----|---------------|
| M9 | CRS, COL minimum pulse width | 1.5 | — | TX_CLK period |

¹ Output pads configured with SRC = 0b11.




Figure 28. MII Async Inputs Timing Diagram

4.14.8.4 MII Serial Management Channel Timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Table 36. MII Serial Management Channel Timing¹

| Spec | Characteristic | Min | Max | Unit |
|------|---|-----|-----|------------|
| M10 | MDC falling edge to MDIO output invalid (minimum propagation delay) | 0 | — | ns |
| M11 | MDC falling edge to MDIO output valid (max prop delay) | — | 25 | ns |
| M12 | MDIO (input) to MDC rising edge setup | 10 | — | ns |
| M13 | MDIO (input) to MDC rising edge hold | 0 | — | ns |
| M14 | MDC pulse width high | 40% | 60% | MDC period |
| M15 | MDC pulse width low | 40% | 60% | MDC period |

¹ Output pads configured with SRC = 0b11.





Figure 29. MII Serial Management Channel Timing Diagram

5 Package Characteristics

5.1 Package Mechanical Data




| | | | |
|---|------------------------------|----------------------------|--|
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE | |
| TITLE: 208 I/O MAP BGA, 17 X 17 PKG, 1-MM PITCH | DOCUMENT NO: 98ARS23882W | REV: E | |
| | CASE NUMBER: 1159A-01 | 28 MAR 2007 | |
| | STANDARD: JEDEC MO-151 AAF-1 | | |

Figure 30. 208 MAPBGA Package Mechanical Drawing

MPC5668x Microcontroller Data Sheet, Rev. 7

Package Characteristics



DETAIL K
(ROTATED 90° CLOCKWISE)

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.
4. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.
6. PACKAGE CODE SUMMARY:
MAP BGA: 5253
MAP BGA PGE DIE: 5371

| | | | |
|---|------------------------------|----------------------------|--|
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE | |
| TITLE: 208 I/O MAP BGA, 17 X 17 PKG, 1-MM PITCH | DOCUMENT NO: 98ARS23882W | REV: E | |
| | CASE NUMBER: 1159A-01 | 28 MAR 2007 | |
| | STANDARD: JEDEC MO-151 AAF-1 | | |

Figure 31. 208 MAPBGA Package Detail





Figure 32. 256 I/O STD MAP BGA Package Mechanical Drawing



DETAIL K
ROTATED 90° CLOCKWISE

| DIM | MIN | MAX | NOTES |
|---|-----------|--------------------------|--|
| A | 1.25 | 1.60 | <p>1. DIMENSIONS ARE IN MILLIMETERS.</p> <p>2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.</p> <p>3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.</p> <p>4. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.</p> <p>5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.</p> |
| A1 | 0.27 | 0.47 | |
| A2 | 1.16 REF | | |
| b | 0.40 | 0.60 | |
| D | 17.00 BSC | | |
| E | 17.00 BSC | | |
| e | 1.00 BSC | | |
| S | 0.50 BSC | | |
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | | | MECHANICAL OUTLINE |
| | | | PRINT VERSION NOT TO SCALE |
| TITLE: | | DOCUMENT NO: 98ARH98219A | |
| 256 I/O STD MAP BGA, 17 X 17 PKG, 1.00 PITCH | | REV: A | |
| | | CASE NUMBER: 1216B-01 | |
| | | 15 JUL 2005 | |
| | | STANDARD: NON-JEDEC | |

Figure 33. 256 MAPBGA Package Detail

6 Revision History

Table 37 describes the changes made to this document between revisions.

Table 37. Revision History

| Revision | Date | Description |
|----------|----------------|---|
| 0 | April 2008 | Preliminary release. |
| 1 | June 2008 | Initial release: Advance Information. |
| 2 | Jan 2009 | Release: Advance Information. |
| 3 | September 2009 | Release: Advance Information, interim updates. |
| 4 | January 2011 | Release: Technical Data, interim updates. |
| 5 | January 2011 | Release: Technical Data, interim updates. |
| 6 | March 2011 | Release: Technical Data, interim updates. |
| 7 | January 2022 | <ul style="list-style-type: none"> • Changed Freescale to NXP throughout the datasheet. • In Table 4 changed the Maximum Solder Temperature from 235 °C to 260 °C. • Extensively updated Table 9. • In Table 1, updated the Fab and Mask Indicator. |