


SPC58 C Line - 32 bit Power Architecture automotive MCU Dual z4 cores 180 MHz, 4 MBytes Flash, HSM, ASIL-B

Datasheet - production data



Features



- AEC-Q100 qualified
- High performance e200z420n3 dual core
 - 32-bit Power Architecture technology CPU
 - Core frequency as high as 180 MHz
 - Variable Length Encoding (VLE)
- 4224 KB (4096 KB code flash + 128 KB data flash) on-chip flash memory: supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 176 KB HSM dedicated flash memory (144 KB code + 32 KB data)
- 384 KB on-chip general-purpose SRAM (in addition to 128 KB core local data RAM: 64 KB included in each CPU)
- Multi-channel direct memory access controller (eDMA) with 64 channels
- 1 interrupt controller (INTC)
- Comprehensive new generation ASIL-B safety concept
 - ASIL-B of ISO 26262
 - FCCU for collection and reaction to failure notifications
- Memory Error Management Unit (MEMU) for collection and reporting of error events in memories
- Cyclic redundancy check (CRC) unit
- Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
- Body cross triggering unit (BCTU)
 - Triggers ADC conversions from any eMIOS channel
 - Triggers ADC conversions from up to 2 dedicated PIT_RTIs
- Enhanced modular IO subsystem (eMIOS): up to 64 timed I/O channels with 16-bit counter resolution
- Enhanced analog-to-digital converter system with:
 - 3 independent fast 12-bit SAR analog converters
 - 1 supervisor 12-bit SAR analog converter
 - 1 10-bit SAR analog converter with STDBY mode support
- Communication interfaces
 - 18 LINFlexD modules
 - 8 deserial serial peripheral interface (DSPI) modules
 - 8 MCAN interfaces with advanced shared memory scheme and ISO CAN-FD support
 - Dual-channel FlexRay controller
 - 1 ethernet controller 10/100 Mbps, compliant IEEE 802.3-2008
- Low power capabilities
 - Versatile low power modes
 - Ultra low power standby with RTC
 - Smart Wake-up Unit for contact monitoring
 - Fast wakeup schemes
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell

- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART
- Junction temperature range -40 °C to 150 °C

Table 1. Device summary

Package	Part number					
	2 MB		3 MB		4 MB	
	Single core	Dual core	Single core	Dual core	Single core	Dual core
eTQFP64	SPC584C70E1	SPC58EC70E1	SPC584C74E1	SPC58EC74E1	SPC584C80E1	SPC58EC80E1
eTQFP100	SPC584C70E3	SPC58EC70E3	SPC584C74E3	SPC58EC74E3	SPC584C80E3	SPC58EC80E3
eTQFP144	SPC584C70E5	SPC58EC70E5	SPC584C74E5	SPC58EC74E5	SPC584C80E5	SPC58EC80E5
eLQFP176	SPC584C70E7	SPC58EC70E7	SPC584C74E7	SPC58EC74E7	SPC584C80E7	SPC58EC80E7
FPBGA292	SPC584C70C3	SPC58EC70C3	SPC584C74C3	SPC58EC74C3	SPC584C80C3	SPC58EC80C3

Contents

1	Introduction	6
2	Description	7
2.1	Device feature summary	7
2.2	Block diagram	8
2.3	Features overview	11
3	Package pinouts and signal descriptions	13
4	Electrical characteristics	14
4.1	Introduction	14
4.2	Absolute maximum ratings	15
4.3	Operating conditions	17
4.3.1	Power domains and power up/down sequencing	19
4.4	Electrostatic discharge (ESD)	20
4.5	Electromagnetic compatibility characteristics	21
4.6	Temperature profile	22
4.7	Device consumption	23
4.8	I/O pad specification	26
4.8.1	I/O input DC characteristics	26
4.8.2	I/O output DC characteristics	29
4.8.3	I/O pad current specifications	34
4.9	Reset pad (PORST) electrical characteristics	37
4.10	PLLs	40
4.10.1	PLL0	40
4.10.2	PLL1	42
4.11	Oscillators	43
4.11.1	Crystal oscillator 40 MHz	43
4.11.2	Crystal Oscillator 32 kHz	44
4.11.3	RC oscillator 16 MHz	45
4.11.4	Low power RC oscillator	46
4.12	ADC system	47
4.12.1	ADC input description	47

4.12.2	SAR ADC 12-bit electrical specification	48
4.12.3	SAR ADC 10-bit electrical specification	53
4.13	Temperature Sensor	56
4.14	LFAST pad electrical characteristics	57
4.14.1	LFAST interface timing diagrams	57
4.14.2	LFAST LVDS interface electrical characteristics	58
4.14.3	LFAST PLL electrical characteristics	61
4.15	Power management	63
4.15.1	Power management integration	63
4.15.2	Voltage regulators	69
4.15.3	Voltage monitors	70
4.16	Flash	73
4.17	AC Specifications	77
4.17.1	Debug and calibration interface timing	77
4.17.2	DSPI timing with CMOS pads	83
4.17.3	Ethernet timing	93
4.17.4	FlexRay timing	99
4.17.5	CAN timing	103
4.17.6	UART timing	103
4.17.7	I2C timing	104
5	Package information	106
5.1	eTQFP64 package information	106
5.1.1	Package mechanical drawings and data information	110
5.2	eTQFP100 package information	111
5.2.1	Package mechanical drawings and data information	115
5.3	eTQFP144 package information	116
5.3.1	Package mechanical drawings and data information	120
5.4	eLQFP176 package information	121
5.4.1	Package mechanical drawings and data information	125
5.5	FPBGA292 package information	126
5.5.1	Package mechanical drawings and data information	128
5.6	Package thermal characteristics	130
5.6.1	eTQFP64	130
5.6.2	eTQFP100	130
5.6.3	eTQFP144	131

5.6.4	LQFP176	132
5.6.5	FPBGA292	133
5.6.6	General notes for specifications at maximum junction temperature ..	133
6	Ordering information	136
7	Revision history	140

1 Introduction

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device. To ensure a complete understanding of the device functionality, refer also to the device reference manual and errata sheet.

2 Description

The SPC584Cx and SPC58ECx microcontroller is the first in a new family of devices superseding the SPC564Cx and SPC56ECx family. SPC584Cx and SPC58ECx builds on the legacy of the SPC564Cx and SPC56ECx family, while introducing new features coupled with higher throughput to provide substantial reduction of cost per feature and significant power and performance improvement (MIPS per mW). On the SPC584Cx and SPC58ECx device, there are two processor cores e200z420 and one e200z0 core embedded in the Hardware Security Module.

2.1 Device feature summary

[Table 2](#) lists a summary of major features for the SPC584Cx and SPC58ECx device. The feature column represents a combination of module names and capabilities of certain modules. A detailed description of the functionality provided by each on-chip module is given later in this document.

Table 2. Features List

Feature	Description
SPC58 family	40 nm
Number of Cores	2
Local RAM	2x 64 KB Data
Single Precision Floating Point	Yes
SIMD	No
VLE	Yes
Cache	8 KB Instruction
	4 KB Data
MPU	Core MPU: 24 per CPU
	System MPU: 24 per XBAR
Semaphores	Yes
CRC Channels	2 x 4
Software Watchdog Timer (SWT)	3
Core Nexus Class	3+
Event Processor	4 x SCU
	4 x PMC
Run control Module	Yes
System SRAM	384 KB (including 256 KB of standby RAM)
Flash	4096 KB code / 128 KB data
Flash fetch accelerator	2 x 4 x 256-bit
DMA channels	64

Table 2. Features List (continued)

Feature	Description
DMA Nexus Class	3
LINFlexD	18
MCAN (ISO CAN-FD compliant)	8
DSPI	8
I2C	1
FlexRay	1 x Dual channel
Ethernet	1 MAC with Time Stamping, AVB and VLAN support
SIPI / LFAST Debugger	High Speed
System Timers	8 PIT channels
	4 AUTOSAR® (STM)
	RTC/API
eMIOS	2 x 32 channels
BCTU	64 channels
Interrupt controller	1 x 568 sources
ADC (SAR)	5
Temp. sensor	Yes
Self Test Controller	Yes
PLL	Dual PLL with FM
Integrated linear voltage regulator	Yes
External Power Supplies	5 V, 3.3 V
Low Power Modes	HALT Mode
	STOP Mode
	Smart Standby with output controller, analog and digital inputs
	Standby Mode

2.2 Block diagram

The figures below show the top-level block diagrams.

Figure 1. Block diagram





Figure 2. Periphery allocation



2.3 Features overview

On-chip modules within SPC584Cx and SPC58ECx include the following features:

- Two main CPUs, dual issue, 32-bit CPU core complexes (e200z4).
 - Power Architecture embedded specification compliance
 - Instruction set enhancement allowing variable length encoding (VLE), encoding a mix of 16-bit and 32-bit instructions, for code size footprint reduction
 - Single-precision floating point operations
 - 64 KB local data RAM for Core_0 and Core_2
 - 8 KB I-Cache and 4 KB D-Cache for Core_0 and Core_2
- 4224 KB (4096 KB code flash + 128 KB data flash) on-chip flash memory
 - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 176 KB HSM dedicated flash memory (144 KB code + 32 KB data)
- 384 KB on-chip general-purpose SRAM (+ 128 KB local data RAM: 64 KB included in each CPU)
- Multi channel direct memory access controllers
 - 64 eDMA channels
- One interrupt controller (INTC)
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell
- Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
- Hardware security module (HSM) with HW cryptographic co-processor
- System integration unit lite (SIUL)
- Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART.
- Hardware support for safety ASIL-B level related applications
- Enhanced modular IO subsystem (eMIOS): up to 64 (2 x 32) timed I/O channels with 16-bit counter resolution
 - Buffered updates
 - Support for shifted PWM outputs to minimize occurrence of concurrent edges
 - Supports configurable trigger outputs for ADC conversion for synchronization to channel output waveforms
 - Shared or independent time bases
 - DMA transfer support available
- Body cross triggering unit (BCTU)
 - Triggers ADC conversions from any eMIOS channel
 - Triggers ADC conversions from up to 2 dedicated PIT_RTIs
 - One event configuration register dedicated to each timer event allows to define the corresponding ADC channel
 - Synchronization with ADC to avoid collision
- Enhanced analog-to-digital converter system with:
 - Three independent fast 12-bit SAR analog converters

- One supervisor 12-bit SAR analog converter
- One 10-bit SAR analog converter with STDBY mode support
- Eight deserial serial peripheral interface (DSPI) modules
- Eighteen LIN and UART communication interface (LINFlexD) modules
 - LINFlexD_0 is a Master/Slave
 - All others are Masters
- Eight modular controller area network (MCAN) modules, all supporting flexible data rate (ISO CAN-FD compliant)
- Dual-channel FlexRay controller
- One ethernet controller 10/100 Mbps, compliant IEEE 802.3-2008
 - IEEE 1588-2008 Time stamping (internal 64-bit time stamp)
 - IEEE 802.1AS and IEEE 802.1Qav (AVB-Feature)
 - IEEE 802.1Q VLAN tag detection
 - IPv4 and IPv6 checksum modules
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard.
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1 and IEEE 1149.7), 2-pin JTAG interface.
- Standby power domain with smart wake-up sequence

3 Package pinouts and signal descriptions

Refer to the SPC584Cx and SPC58ECx IO_ Definition document.

It includes the following sections:

1. Package pinouts
2. Pin descriptions
 - a) Power supply and reference voltage pins
 - b) System pins
 - c) LVDS pins
 - d) Generic pins

4 Electrical characteristics

4.1 Introduction

The present document contains the target Electrical Specification for the 40 nm family 32-bit MCU SPC584Cx and SPC58ECx products.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol “CC” (Controller Characteristics) is included in the “Symbol” column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol “SR” (System Requirement) is included in the “Symbol” column.

The electrical parameters shown in this document are guaranteed by various methods. To give the customer a better understanding, the classifications listed in [Table 3](#) are used and the parameters are tagged accordingly in the tables where appropriate.

Table 3. Parameter classifications

Classification tag	Tag description
P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design validation on a small sample size from typical devices.
D	Those parameters are derived mainly from simulations.

4.2 Absolute maximum ratings

Table 4 describes the maximum ratings for the device. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Stress beyond the listed maxima, even momentarily, may affect device reliability or cause permanent damage to the device.

Table 4. Absolute maximum ratings

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V _{DD_LV}	SR	D	Core voltage operating life range ⁽¹⁾	—	—	1.4	V	
V _{DD_HV_IO_MAIN} V _{DD_HV_IO_FLEX} V _{DD_HV_OSC} V _{DD_HV_FLTA}	SR	D	I/O supply voltage ⁽²⁾	—	—	6.0	V	
V _{SS_HV_ADV}	SR	D	ADC ground voltage	Reference to digital ground	—0.3	—	0.3	V
V _{DD_HV_ADV}	SR	D	ADC Supply voltage ⁽²⁾	Reference to V _{SS_HV_ADV}	—0.3	—	6.0	V
V _{SS_HV_ADR_S}	SR	D	SAR ADC ground reference	—	—0.3	—	0.3	V
V _{DD_HV_ADR_S}	SR	D	SAR ADC voltage reference ⁽²⁾	Reference to V _{SS_HV_ADR_S}	—0.3	—	6.0	V
V _{SS} -V _{SS_HV_ADR_S}	SR	D	V _{SS_HV_ADR_S} differential voltage	—	—0.3	—	0.3	V
V _{SS} -V _{SS_HV_ADV}	SR	D	V _{SS_HV_ADV} differential voltage	—	—0.3	—	0.3	V
V _{IN}	SR	D	I/O input voltage range ^{(2)(3) (4)}	—	—0.3	—	6.0	V
				Relative to V _{SS}	—0.3	—	—	
				Relative to V _{DD_HV_IO} and V _{DD_HV_ADV}	—	—	0.3	
T _{TRIN}	SR	D	Digital Input pad transition time ⁽⁵⁾	—	—	—	1	ms
I _{INJ}	SR	T	Maximum DC injection current for each analog/digital PAD ⁽⁶⁾	—	—5	—	5	mA

Table 4. Absolute maximum ratings (continued)

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
T _{STG}	SR	T	Maximum non-operating Storage temperature range	—	-55	—	125	°C
T _{PAS}	SR	C	Maximum non-operating temperature during passive lifetime	—	-55	—	150 ⁽⁷⁾	°C
T _{STORAGE}	SR	—	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range -40 °C to 60 °C	—	—	20	years
T _{SDR}	SR	T	Maximum solder temperature Pb-free packaged ⁽⁸⁾	—	—	—	260	°C
MSL	SR	T	Moisture sensitivity level ⁽⁹⁾	—	—	—	3	—
T _{XRAY} dose	SR	T	Maximum cumulated XRAY dose	Typical range for X-rays source during inspection: 80 ÷ 130 kV; 20 ÷ 50 µA	—	—	1	grey

1. V_{DD_LV}: allowed 1.335 V - 1.400 V for 60 seconds cumulative time at the given temperature profile. Remaining time allowed 1.260 V - 1.335 V for 10 hours cumulative time at the given temperature profile. Remaining time as defined in [Section 4.3: Operating conditions](#).
2. V_{DD_HV}: allowed 5.5 V – 6.0 V for 60 seconds cumulative time at the given temperature profile, for 10 hours cumulative time with the device in reset at the given temperature profile. Remaining time as defined in [Section 4.3: Operating conditions](#).
3. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3 V can be used for nominal calculations.
4. Relative value can be exceeded if design measures are taken to ensure injection current limitation (parameter IINJ).
5. This limitation applies to pads with digital input buffer enabled. If the digital input buffer is disabled, there are no maximum limits to the transition time.
6. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in [Section 4.8.3: I/O pad current specifications](#).
7. 175°C are allowed for limited time. Mission profile with passive lifetime temperature >150°C have to be evaluated by ST to confirm that are granted by product qualification.
8. Solder profile per IPC/JEDEC J-STD-020D.
9. Moisture sensitivity per JDEC test method A112.

4.3 Operating conditions

Table 5 describes the operating conditions for the device, and for which all the specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded or the functionality of the device is not guaranteed.

Table 5. Operating conditions

Symbol	C	Parameter	Conditions	Value ⁽¹⁾			Unit	
				Min	Typ	Max		
$F_{SYS}^{(2)}$	SR	P	Operating system clock frequency ⁽³⁾	—	—	180	MHz	
$T_{A_125\text{ Grade}}^{(4)}$	SR	D	Operating Ambient temperature	—	—	125	°C	
$T_{J_125\text{ Grade}}^{(4)}$	SR	P	Junction temperature under bias	$T_A = 125\text{ °C}$	—	150	°C	
$T_{A_105\text{ Grade}}^{(4)}$	SR	D	Ambient temperature under bias	—	—	105	°C	
$T_{J_105\text{ Grade}}^{(4)}$	SR	D	Operating Junction temperature	$T_A = 105\text{ °C}$	—	130	°C	
V_{DD_LV}	SR	P	Core supply voltage ⁽⁵⁾	—	1.14	1.20	1.26 ^{(6) (7)}	V
$V_{DD_HV_IO_MAIN}$ $V_{DD_HV_IO_FLEX}$ $V_{DD_HV_FLA}$ $V_{DD_HV_OSC}$	SR	P	IO supply voltage	—	3.0	—	5.5	V
$V_{DD_HV_ADV}$	SR	P	ADC supply voltage	—	3.0	—	5.5	V
$V_{SS_HV_ADV^-}$ V_{SS}	SR	D	ADC ground differential voltage	—	—25	—	25	mV
$V_{DD_HV_ADR_S}$	SR	P	SAR ADC reference voltage	—	3.0	—	5.5	V
$V_{DD_HV_ADR_S^-}$ $V_{DD_HV_ADV}$	SR	D	SAR ADC reference differential voltage	—	—	—	25	mV
$V_{SS_HV_ADR_S}$	SR	P	SAR ADC ground reference voltage	—	$V_{SS_HV_ADV}$			V

Table 5. Operating conditions (continued)

Symbol	C	Parameter	Conditions	Value ⁽¹⁾			Unit	
				Min	Typ	Max		
$V_{SS_HV_ADR_S^-}$ $V_{SS_HV_ADV}$	SR	D	$V_{SS_HV_ADR_S}$ differential voltage	—	—	25	mV	
V_{RAMP_HV}	SR	D	Slew rate on HV power supply	—	—	100	V/ms	
V_{IN}	SR	P	I/O input voltage range	—	—	5.5	V	
I_{INJ1}	SR	T	Injection current (per pin) without performance degradation ⁽⁸⁾ ⁽⁹⁾ ⁽¹⁰⁾	Digital pins and analog pins	—3.0	—	3.0	mA
I_{INJ2}	SR	D	Dynamic Injection current (per pin) with performance degradation ⁽¹⁰⁾ ⁽¹¹⁾	Digital pins and analog pins	—10	—	10	mA

1. The ranges in this table are design targets and actual data may vary in the given range.
2. The maximum number of PRAM wait states has to be configured accordingly to the system clock frequency. Refer to [Table 6](#).
3. Maximum operating frequency is applicable to the cores and platform of the device. See the Clock Chapter in the Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
4. In order to evaluate the actual difference between ambient and junction temperatures in the application, refer to [Section 5.6: Package thermal characteristics](#).
5. Core voltage as measured on device pin to guarantee published silicon performance.
6. Core voltage can exceed 1.26 V with the limitations provided in [Section 4.2: Absolute maximum ratings](#), provided that HVD134_C monitor reset is disabled.
7. 1.260 V - 1.290 V range allowed periodically for supply with sinusoidal shape and average supply value below or equal to 1.236 V at the given temperature profile.
8. Full device lifetime. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See [Section 4.2: Absolute maximum ratings](#) for maximum input current for reliability requirements.
9. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pins is above the supply rail, current will be injected through the clamp diode to the supply rails. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
10. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in [Section 4.8.3: I/O pad current specifications](#).
11. Positive and negative Dynamic current injection pulses are allowed up to this limit. I/O and ADC specifications are not granted. See the dedicated chapters for the different specification limits. See the Absolute Maximum Ratings table for maximum input current for reliability requirements. Refer to the following pulses definitions: Pulse1 (ISO 7637-2:2011), Pulse 2a(ISO 7637-2:2011 5.6.2), Pulse 3a (ISO 7637-2:2011 5.6.3), Pulse 3b (ISO 7637-2:2011 5.6.3).

Table 6. PRAM wait states configuration

PRAMC WS	Clock Frequency (MHz)
1	≤ 180
0	≤ 120

4.3.1 Power domains and power up/down sequencing

The following table shows the constraints and relationships for the different power domains. Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and column is reporting 'ok'. This limitation is valid during power-up and power-down phases, as well as during normal device operation.

Table 7. Device supply relation during power-up/power-down sequence

		Supply2				
		V _{DD_LV}	V _{DD_HV_IO_FLEX}	V _{DD_HV_IO_MAIN} V _{DD_HV_FL} V _{DD_HV_OSC}	V _{DD_HV_ADV}	V _{DD_HV_ADR}
Supply1	V _{DD_HV_IO_FLEX}	ok		not allowed	ok	ok
	V _{DD_HV_IO_MAIN} V _{DD_HV_FL} V _{DD_HV_OSC}	ok	ok		ok	ok
	V _{DD_HV_ADV}	ok	ok	not allowed		ok
	V _{DD_HV_ADR}	ok	ok	not allowed	not allowed	

During power-up, all functional terminals are maintained in a known state as described in the device pinout Microsoft Excel file attached to the IO_Definition document.

4.4 Electrostatic discharge (ESD)

The following table describes the ESD ratings of the device:

- All ESD testing are in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits,
- Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which include the complete DC parametric and functional testing at room temperature and hot temperature, maximum DC parametric variation within 10% of maximum specification".

Table 8. ESD ratings

Parameter	C	Conditions	Value	Unit
ESD for Human Body Model (HBM) ⁽¹⁾	T	All pins	2000	V
ESD for field induced Charged Device Model (CDM) ⁽²⁾	T	All pins	500	V
	T	Corner Pins	750	V

1. This parameter tested in conformity with ANSI/ESD STM5.1-2007 Electrostatic Discharge Sensitivity Testing.

2. This parameter tested in conformity with ANSI/ESD STM5.3-1990 Charged Device Model - Component Level.

4.5 Electromagnetic compatibility characteristics

EMC measurements at IC-level IEC standards are available from STMicroelectronics on request.

4.6 Temperature profile

The device is qualified in accordance to AEC-Q100 Grade1 requirements, such as HTOL 1,000 h and HTDR 1,000 hrs, $T_J = 150\text{ }^{\circ}\text{C}$.

Mission profile exceeding AEC-Q100 Grade 1, and with junction Temperature equal to or lower than $150\text{ }^{\circ}\text{C}$ have to be evaluated by ST to confirm that are covered by product qualification. Contact your STMicroelectronics Sales representative for validation.

4.7 Device consumption

Table 9. Device consumption

Symbol	C	Parameter	Conditions	Value ⁽¹⁾			Unit
				Min	Typ	Max	
I _{DD_LKG} ^{(2),(3)}	CC	Leakage current on the V _{DD_LV} supply	T _J = 40 °C	—	—	14	mA
			T _J = 25 °C	—	—	10	
			T _J = 55 °C	—	—	20	
			T _J = 95 °C	—	—	50	
			T _J = 120 °C	—	—	90	
			T _J = 150 °C	—	—	180	
I _{DD_LV} ⁽³⁾	CC	Dynamic current on the V _{DD_LV} supply, very high consumption profile ⁽⁴⁾	—	—	—	210	mA
I _{DD_HV}	CC	Total current on the V _{DD_HV} supply ⁽⁴⁾	f _{MAX}	—	—	64	mA
I _{DD_LV_GW}	CC	Dynamic current on the V _{DD_LV} supply, gateway profile ⁽⁵⁾	—	—	—	170	mA
I _{DD_HV_GW}	CC	Dynamic current on the V _{DD_HV} supply, gateway profile ⁽⁵⁾	—	—	—	37	mA
I _{DD_LV_BCM}	CC	Dynamic current on the V _{DD_LV} supply, body profile ⁽⁶⁾	—	—	—	150	mA
I _{DD_HV_BCM}	CC	Dynamic current on the V _{DD_HV} supply, body profile ⁽⁶⁾	—	—	—	44	mA
I _{DD_MAIN_CORE_AC}	CC	Main Core dynamic current ⁽⁷⁾	f _{MAX}	—	—	50	mA
I _{DD_HSM_AC}	CC	HSM platform dynamic operating current ⁽⁸⁾	f _{MAX} /2	—	—	20	mA
I _{DDHALT} ⁽⁹⁾	CC	Dynamic current on the V _{DD_LV} supply + Total current on the V _{DD_HV} supply	—	—	71	100	mA
I _{DDSTOP} ⁽¹⁰⁾	CC	Dynamic current on the V _{DD_LV} supply + Total current on the V _{DD_HV} supply	—	—	15	30	mA

Table 9. Device consumption (continued)

Symbol	C	Parameter	Conditions	Value ⁽¹⁾			Unit	
				Min	Typ	Max		
I _{DDSTBY8}	CC	Total standby mode current on V _{DD_LV} and V _{DD_HV} supply, 8 KB RAM ⁽¹¹⁾	T _J = 25 °C	—	85	160	μA	
			T _J = 40 °C	—	—	250		
			T _J = 55 °C	—	—	370		
			D	T _J = 120 °C	—	1.2	2.2	mA
			P	T _J = 150 °C	—	2.9	5.0	
I _{DDSTBY32}	CC	Total standby mode current on V _{DD_LV} and V _{DD_HV} supply, 32 KB RAM ⁽¹¹⁾	T _J = 25 °C	—	100	180	μA	
			T _J = 40 °C	—	—	270		
			T _J = 55 °C	—	—	410		
			D	T _J = 120 °C	—	—	2.4	mA
			P	T _J = 150 °C	—	—	5.5	
I _{DDSTBY256}	CC	Total standby mode current on V _{DD_LV} and V _{DD_HV} supply, 256 KB RAM ⁽¹¹⁾	T _J = 25 °C	—	150	250	μA	
			T _J = 40 °C	—	—	390		
			T _J = 55 °C	—	—	590		
			D	T _J = 120 °C	—	2.0	3.5	mA
			P	T _J = 150 °C	—	5.1	8	
I _{DDSSWU1}	CC	D	SSWU running over all STANDBY period with OPC/TU commands execution and keeping ADC off ⁽¹²⁾	T _J = 40 °C	—	1.0	3.5	mA
I _{DDSSWU2}	CC	D	SSWU running over all STANDBY period with OPC/TU/ADC commands execution and keeping ADC on ⁽¹³⁾	T _J = 40 °C	—	3.5	5.0	mA

- The ranges in this table are design targets and actual data may vary in the given range.
- The leakage considered is the sum of core logic and RAM memories. The contribution of analog modules is not considered, and they are computed in the dynamic I_{DD_LV} and I_{DD_HV} parameters.
- I_{DD_LKG} (leakage current) and I_{DD_LV} (dynamic current) are reported as separate parameters, to give an indication of the consumption contributors. The tests used in validation, characterization and production are verifying that the total consumption (leakage+dynamic) is lower or equal to the sum of the maximum values provided (I_{DD_LKG} + I_{DD_LV}). The two parameters, measured separately, may exceed the maximum reported for each, depending on the operative conditions and the software profile used.
- Use case: 2 x e200Z4 @180 MHz, HSM @90 MHz, all IPs clock enabled, Flash access with prefetch disabled, Flash consumption includes parallel read and program/erase, all SARADC in continuous conversion, DMA continuously triggered by ADC conversion, 4 DSPI / 8 CAN / 2 LINFlex and 2 DSPI transmitting, 2 x EMIOS running (8 channels in OPWMT mode), FIR, SIRC, FXOSC, PLL0-1 running. The switching activity estimated for dynamic consumption does not include I/O toggling, which is highly dependent on the application. Details of the software configuration are available separately. The total device consumption is I_{DD_LV} + I_{DD_HV} + I_{DD_LKG} for the selected temperature.
- Gateway use case: Two cores running at 160 MHz, DMA, PLL, FLASH read only 25%, 8xCAN, 1xEthernet, HSM, 2xSARADC.
- BCM use case: One Core running at 160 MHz, no lockstep no, DMA, PLL, FLASH read only 25%, 2xCAN, HSM, 4xSARADC.

7. Dynamic consumption of one core, including the dedicated I/D-caches and I/D-MEMS contribution.
8. Dynamic consumption of the HSM module, including the dedicated memories, during the execution of Electronic Code Book crypto algorithm on 1 block of 16 byte of shared RAM.
9. Flash in Low Power. Sysclk at 160 MHz, PLL0_PHI at 160 MHz, XTAL at 40 MHz, FIRC 16 MHz ON, RCOSC1M off. FlexCAN: instances: 0, 1, 2, 3, 4, 5, 6, 7 ON (configured but no reception or transmission), Ethernet ON (configured but no reception or transmission), ADC ON (continuously converting). All others IPs clock-gated.
10. Sysclk = RC16 MHz, RC16 MHz ON, RC1 MHz ON, PLL OFF. All possible peripherals off and clock gated. Flash in power down mode.
11. STANDBY mode: device configured for minimum consumption, RC16 MHz off, RC1 MHz on, OSC32K off, SSWU off.
12. SSWU1 mode adder: FIRC = ON, SSWU clocked at 8 MHz and running over all STANDBY period, ADC off. The total standby consumption can be obtained by adding this parameter to the IDDSTBY parameter for the selected memory size and temperature.
13. SSWU2 mode adder: FIRC = ON, SSWU clocked at 8 MHz and running over all STANDBY period, ADC on in continuous conversion. The total standby consumption can be obtained by adding this parameter to the IDDSTBY parameter for the selected memory size and temperature.

4.8 I/O pad specification

The following table describes the different pad type configurations.

Table 10. I/O pad specification descriptions

Pad type	Description
Weak configuration	Provides a good compromise between transition time and low electromagnetic emission.
Medium configuration	Provides transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
Strong configuration	Provides fast transition speed; used for fast interface.
Very strong configuration	Provides maximum speed and controlled symmetric behavior for rise and fall transition. Used for fast interface including Ethernet and FlexRay interfaces requiring fine control of rising/falling edge jitter.
Differential configuration	A few pads provide differential capability providing very fast interface together with good EMC performances.
Input only pads	These low input leakage pads are associated with the ADC channels.
Standby pads	These pads (LP pads) are active during STANDBY. They are configured in CMOS level logic and this configuration cannot be changed. Moreover, when the device enters the STANDBY mode, the pad-keeper feature is activated for LP pads. It means that: <ul style="list-style-type: none"> – if the pad voltage level is above the pad keeper high threshold, a weak pull-up resistor is automatically enabled – if the pad voltage level is below the pad keeper low threshold, a weak pull-down resistor is automatically enabled. For the pad-keeper high/low thresholds please consider $(VDD_HV_IO_MAIN / 2) \pm 20\%$.

Note: Each I/O pin on the device supports specific drive configurations. See the signal description table in the device reference manual for the available drive configurations for each I/O pin. PMC_DIG_VSIO register has to be configured to select the voltage level (3.3 V or 5.0 V) for each IO segment.

Logic level is configurable in running mode while it is CMOS not-configurable in STANDBY for LP (low power) pads, so if a LP pad is used to wakeup from STANDBY, it should be configured as CMOS also in running mode in order to prevent device wrong behavior in STANDBY.

4.8.1 I/O input DC characteristics

The following table provides input DC electrical characteristics, as described in [Figure 3](#).

Figure 3. I/O input electrical characteristics




Table 11. I/O input electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
TTL								
V_{ihttl}	SR	P	Input high level TTL	—	2	—	$V_{DD_HV_IO} + 0.3$	V
V_{ilttl}	SR	P	Input low level TTL	—	-0.3	—	0.8	V
V_{hysttl}	CC	C	Input hysteresis TTL	—	0.3	—	—	V
CMOS								
V_{ihcmos}	SR	P	Input high level CMOS	—	$0.65 * V_{DD}$	—	$V_{DD_HV_IO} + 0.3$	V
V_{ilcmos}	SR	P	Input low level CMOS	—	-0.3	—	$0.35 * V_{DD}$	V
$V_{hyscmos}$	CC	C	Input hysteresis CMOS	—	$0.10 * V_{DD}$	—	—	V
COMMON								
I_{LKG}	CC	P	Pad input leakage	INPUT-ONLY pads $T_J = 150\text{ }^\circ\text{C}$	—	—	200	nA
I_{LKG}	CC	P	Pad input leakage	STRONG pads $T_J = 150\text{ }^\circ\text{C}$	—	—	1,000	nA
I_{LKG}	CC	P	Pad input leakage	VERY STRONG pads, $T_J = 150\text{ }^\circ\text{C}$	—	—	1,000	nA

Table 11. I/O input electrical characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
C _{P1}	CC	D	Pad capacitance	—	—	10	pF	
V _{drift}	CC	D	Input V _{il} /V _{ih} temperature drift	In a 1 ms period, with a temperature variation <30 °C	—	—	100	mV
W _{FI}	SR	C	Wakeup input filtered pulse ⁽¹⁾	—	—	—	20	ns
W _{NFI}	SR	C	Wakeup input not filtered pulse ⁽¹⁾	—	400	—	—	ns

1. In the range from W_{FI} (max) to W_{NFI} (min), pulses can be filtered or not filtered, according to operating temperature and voltage. Refer to the device pinout IO definition excel file for the list of pins supporting the wakeup filter feature.

Table 12. I/O pull-up/pull-down electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
I _{WPU}	CC	T	Weak pull-up current absolute value	V _{IN} = 1.1 V ⁽¹⁾	—	—	130	μA
				V _{IN} = 0.69 * V _{DD_HV_IO} ⁽²⁾	15	—	—	
R _{WPU}	CC	D	Weak Pull-up resistance	V _{DD_HV_IO} = 5.0 V ± 10%	33	—	93	KΩ
R _{WPU}	CC	D	Weak Pull-up resistance	V _{DD_HV_IO} = 3.3 V ± 10%	19	—	62	KΩ
I _{WPD}	CC	T	Weak pull-down current absolute value	V _{IN} = 0.69 * V _{DD_HV_IO} ⁽¹⁾	—	—	130	μA
				V _{IN} = 0.9 V ⁽²⁾	15	—	—	
R _{WPD}	CC	D	Weak Pull-down resistance	V _{DD_HV_IO} = 5.0 V ± 10%	29	—	60	KΩ
R _{WPD}	CC	D	Weak Pull-down resistance	V _{DD_HV_IO} = 3.3 V ± 10%	19	—	60	KΩ

1. Maximum current when forcing a change in the pin level opposite to the pull configuration.

2. Minimum current when keeping the same pin level state than the pull configuration.


Note: When the device enters into standby mode, the LP pads have the input buffer switched-on. As a consequence, if the pad input voltage V_{IN} is V_{SS}<V_{IN}<V_{DD_HV}, an additional consumption can be measured in the V_{DD_HV} domain. The highest consumption can be seen around mid-range (V_{IN} ≈ V_{DD_HV}/2), 2-3mA depending on process, voltage and temperature.

This situation may occur if the PAD is used as a ADC input channel, and $V_{SS} < V_{IN} < V_{DD_HV}$. The applications should ensure that LP pads are always set to VDD_HV or VSS, to avoid the extra consumption. Please refer to the device pinout IO definition excel file to identify the low-power pads which also have an ADC function.

4.8.2 I/O output DC characteristics

Figure 4 provides description of output DC electrical characteristics.

Figure 4. I/O output DC electrical characteristics definition



The following tables provide DC characteristics for bidirectional pads:

- [Table 13](#) provides output driver characteristics for I/O pads when in WEAK/SLOW configuration.
- [Table 14](#) provides output driver characteristics for I/O pads when in MEDIUM configuration.
- [Table 15](#) provides output driver characteristics for I/O pads when in STRONG/FAST configuration.
- [Table 16](#) provides output driver characteristics for I/O pads when in VERY STRONG/VERY FAST configuration.

Note: 10%/90% is the default condition for any parameter if not explicitly mentioned differently.

Table 13. WEAK/SLOW I/O output characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V_{ol_W}	CC	D	Output low voltage for Weak type PADs $I_{ol} = 0.5 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	$0.1 \cdot V_{DD}$	V
V_{oh_W}	CC	D	Output high voltage for Weak type PADs $I_{oh} = 0.5 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	$0.9 \cdot V_{DD}$	—	—	V
$R_{_W}$	CC	P	Output impedance for Weak type PADs $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	380	—	1040	Ω
				250	—	700	
F_{max_W}	CC	T	Maximum output frequency for Weak type PADs $CL = 25 \text{ pF}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	2	MHz
				—	—	1	MHz
t_{TR_W}	CC	T	Transition time output pin weak configuration, 10%-90% $CL = 25 \text{ pF}$ $V_{DD} = 5.0 \text{ V} + 10\%$ $V_{DD} = 3.3 \text{ V} + 10\%$	25	—	120	ns
				50	—	240	ns
$ t_{SKEW_W} $	CC	T	Difference between rise and fall time, 90%-10%	—	—	25	%
I_{DCMAX_W}	CC	D	Maximum DC current $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	0.5	mA

Table 14. MEDIUM I/O output characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V_{ol_M}	CC	D	Output low voltage for Medium type PADs $I_{ol} = 2.0 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	—	—	$0.1 \cdot V_{DD}$	V
V_{oh_M}	CC	D	Output high voltage for Medium type PADs $I_{oh} = 2.0 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	$0.9 \cdot V_{DD}$	—	—	V

Table 14. MEDIUM I/O output characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
R _M	CC	P	Output impedance for Medium type PADs	V _{DD} = 5.0 V ± 10%	90	—	260	Ω
				V _{DD} = 3.3 V ± 10%	60	—	170	
F _{max_M}	CC	T	Maximum output frequency for Medium type PADs	CL = 25 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	—	—	12	MHz
				CL = 50 pF V _{DD} = 5.0 V ± 10 % V _{DD} = 3.3 V ± 10 %	—	—	6	MHz
t _{TR_M}	CC	T	Transition time output pin MEDIUM configuration, 10%-90%	CL = 25 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	8	—	30	ns
				CL = 50 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	12	—	60	ns
t _{SKEW_M}	CC	T	Difference between rise and fall time, 90%-10%	—	—	—	25	%
I _{DCMAX_M}	CC	D	Maximum DC current	V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	—	—	2	mA

Table 15. STRONG/FAST I/O output characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V _{ol_S}	CC	D	Output low voltage for Strong type PADs	I _{ol} = 8.0 mA V _{DD} = 5.0 V ± 10%	—	—	0.1*V _{DD}	V
				I _{ol} = 5.5 mA V _{DD} = 3.3 V ± 10%	—	—	0.15*V _{DD}	V
V _{oh_S}	CC	D	Output high voltage for Strong type PADs	I _{oh} = 8.0 mA V _{DD} = 5.0 V ± 10%	0.9*V _{DD}	—	—	V
				I _{oh} = 5.5 mA V _{DD} = 3.3 V ± 10%	0.85*V _{DD}	—	—	V
R _S	CC	P	Output impedance for Strong type PADs	V _{DD} = 5.0 V ± 10%	20	—	65	Ω
				V _{DD} = 3.3 V ± 10%	28	—	90	

Table 15. STRONG/FAST I/O output characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
F _{max_S}	CC	T	Maximum output frequency for Strong type PADs	CL = 25 pF V _{DD} =5.0 V ± 10%	—	—	50	MHz
				CL = 50 pF V _{DD} =5.0 V ± 10%	—	—	25	MHz
				CL = 25 pF V _{DD} = 3.3 V ± 10%	—	—	25	MHz
				CL = 50 pF V _{DD} = 3.3 V ± 10%	—	—	12.5	MHz
t _{TR_S}	CC	T	Transition time output pin STRONG configuration, 10%-90%	CL = 25 pF V _{DD} = 5.0 V ± 10%	3	—	10	ns
				CL = 50 pF V _{DD} = 5.0 V ± 10%	5	—	16	
				CL = 25 pF V _{DD} = 3.3 V ± 10%	1.5	—	15	
				CL = 50 pF V _{DD} = 3.3 V ± 10%	2.5	—	26	
I _{DCMAX_S}	CC	D	Maximum DC current	V _{DD} = 5 V ± 10%	—	—	8	mA
				V _{DD} = 3.3 V ± 10%	—	—	5.5	
t _{SKEW_S}	CC	T	Difference between rise and fall time, 90%-10%	—	—	—	25	%

Table 16. VERY STRONG/VERY FAST I/O output characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V _{ol_V}	CC	D	Output low voltage for Very Strong type PADs	I _{ol} = 9.0 mA V _{DD} =5.0 V ± 10%	—	—	0.1*V _{DD}	V
				I _{ol} = 9.0 mA V _{DD} =3.3 V ± 10%	—	—	0.15*V _{DD}	V
V _{oh_V}	CC	D	Output high voltage for Very Strong type PADs	I _{oh} = 9.0 mA V _{DD} = 5.0 V ± 10%	0.9*V _{DD}	—	—	V
				I _{oh} = 9.0 mA V _{DD} = 3.3 V ± 10%	0.85*V _{DD}	—	—	V
R _V	CC	P	Output impedance for Very Strong type PADs	V _{DD} = 5.0 V ± 10%	20	—	60	Ω
				V _{DD} = 3.3 V ± 10%	18	—	50	

Table 16. VERY STRONG/VERY FAST I/O output characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
F _{max_V}	CC	T	Maximum output frequency for Very Strong type PADs	CL = 25 pF V _{DD} = 5.0 V ± 10%	—	—	50	MHz
				CL = 50 pF V _{DD} = 5.0 V ± 10%	—	—	25	MHz
				CL = 25 pF V _{DD} = 3.3 V ± 10%	—	—	50	MHz
				CL = 50 pF V _{DD} = 3.3 V ± 10%	—	—	25	MHz
t _{TR_V}	CC	T	10–90% threshold transition time output pin VERY STRONG configuration	CL = 25 pF V _{DD} = 5.0 V ± 10%	1	—	6	ns
				CL = 50 pF V _{DD} = 5.0 V ± 10%	3	—	12	
				CL = 25 pF V _{DD} = 3.3 V ± 10%	1.5	—	6	
				CL = 50 pF V _{DD} = 3.3 V ± 10%	3	—	11	
t _{TR20-80_V}	CC	T	20–80% threshold transition time output pin VERY STRONG configuration (Flexray Standard)	CL = 25 pF V _{DD} = 5.0 V ± 10%	0.8	—	4.5	ns
				CL = 15 pF V _{DD} = 3.3 V ± 10%	1	—	4.5	
t _{TRTTL_V}	CC	T	TTL threshold transition time for output pin in VERY STRONG configuration (Ethernet standard)	CL = 25 pF V _{DD} = 3.3 V ± 10%	0.88	—	5	ns
Σt _{TR20-80_V}	CC	T	Sum of transition time 20–80% output pin VERY STRONG configuration	CL = 25 pF V _{DD} = 5.0 V ± 10%	—	—	9	ns
				CL = 15 pF V _{DD} = 3.3 V ± 10%	—	—	9	
t _{SKEW_V}	CC	T	Difference between rise and fall delay	CL = 25 pF V _{DD} = 5.0 V ± 10%	0	—	1.2	ns
I _{DCMAX_V}	CC	D	Maximum DC current	V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	—	—	9	mA

4.8.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in the device pinout Microsoft Excel file attached to the IO_Definition document.

Table 17 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{RMSSEG} maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided on the I/O Signal Description table.

Table 17. I/O consumption

Symbol	C	Parameter	Conditions	Value ⁽¹⁾			Unit	
				Min	Typ	Max		
Average consumption⁽²⁾								
I_{RMSSEG}	SR	D	Sum of all the DC I/O current within a supply segment	—	—	80	mA	
I_{RMS_W}	CC	D	RMS I/O current for WEAK configuration	$C_L = 25 \text{ pF}, 2 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10 \%$	—	—	1.1	mA
				$C_L = 50 \text{ pF}, 1 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10 \%$	—	—	1.1	
				$C_L = 25 \text{ pF}, 2 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10 \%$	—	—	1.0	
				$C_L = 25 \text{ pF}, 1 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10 \%$	—	—	1.0	
I_{RMS_M}	CC	D	RMS I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}, 12 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10 \%$	—	—	5.5	mA
				$C_L = 50 \text{ pF}, 6 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10 \%$	—	—	5.5	
				$C_L = 25 \text{ pF}, 12 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10 \%$	—	—	4.2	
				$C_L = 25 \text{ pF}, 6 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10 \%$	—	—	4.2	
I_{RMS_S}	CC	D	RMS I/O current for STRONG configuration	$C_L = 25 \text{ pF}, 50 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10 \%$	—	—	21	mA
				$C_L = 50 \text{ pF}, 25 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10 \%$	—	—	21	
				$C_L = 25 \text{ pF}, 25 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10 \%$	—	—	10	
				$C_L = 25 \text{ pF}, 12.5 \text{ MHz}, V_{DD} = 3.3 \text{ V} \pm 10 \%$	—	—	10	

Table 17. I/O consumption (continued)

Symbol	C	Parameter	Conditions	Value ⁽¹⁾			Unit	
				Min	Typ	Max		
I _{RMS_V}	CC	D	RMS I/O current for VERY STRONG configuration	C _L = 25 pF, 50 MHz, V _{DD} = 5.0 V ± 10%	—	—	23	mA
				C _L = 50 pF, 25 MHz, V _{DD} = 5.0 V ± 10%	—	—	23	
				C _L = 25 pF, 50 MHz, V _{DD} = 3.3 V ± 10%	—	—	16	
				C _L = 25 pF, 25 MHz, V _{DD} = 3.3 V ± 10%	—	—	16	
Dynamic consumption⁽³⁾								
I _{DYN_SEG}	SR	D	Sum of all the dynamic and DC I/O current within a supply segment	V _{DD} = 5.0 V ± 10%	—	—	195	mA
				V _{DD} = 3.3 V ± 10%	—	—	150	
I _{DYN_W}	CC	D	Dynamic I/O current for WEAK configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	—	—	16.7	mA
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%	—	—	16.8	
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%	—	—	12.9	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	—	—	12.9	
I _{DYN_M}	CC	D	Dynamic I/O current for MEDIUM configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	—	—	18.2	mA
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%	—	—	18.4	
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%	—	—	14.3	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	—	—	16.4	
I _{DYN_S}	CC	D	Dynamic I/O current for STRONG configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	—	—	57	mA
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%	—	—	63.5	
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%	—	—	31	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	—	—	33.5	

Table 17. I/O consumption (continued)

Symbol	C	Parameter	Conditions	Value ⁽¹⁾			Unit	
				Min	Typ	Max		
I _{DYN_V}	CC	D	Dynamic I/O current for VERY STRONG configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	—	—	62	mA
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%	—	—	70	
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%	—	—	52	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	—	—	55	

1. I/O current consumption specifications for the 4.5 V ≤ V_{DD_HV_IO} ≤ 5.5 V range are valid for VSIO_[VSIO_xx] = 1, and VSIO_[VSIO_xx] = 0 for 3.0 V ≤ V_{DD_HV_IO} ≤ 3.6 V.
2. Average consumption in one pad toggling cycle.
3. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition. When possible (timed output) it is recommended to delay transition between pads by few cycles to reduce noise and consumption.

4.9 Reset pad (PORST) electrical characteristics

The device implements dedicated bidirectional reset pins as below specified. $\overline{\text{PORST}}$ pin does not require active control. It is possible to implement an external pull-up to ensure correct reset exit sequence. Recommended value is 4.7 K Ω .

Figure 5. Startup Reset requirements




Figure 6 describes device behavior depending on supply signal on PORST:

1. $\overline{\text{PORST}}$ low pulse has too low amplitude: it is filtered by input buffer hysteresis. Device remains in current state.
2. $\overline{\text{PORST}}$ low pulse has too short duration: it is filtered by low pass filter. Device remains in current state.
3. $\overline{\text{PORST}}$ low pulse is generating a reset:
 - a) $\overline{\text{PORST}}$ low but initially filtered during at least WFRST. Device remains initially in current state.
 - b) $\overline{\text{PORST}}$ potentially filtered until WNFRST. Device state is unknown. It may either be reset or remains in current state depending on extra condition (temperature, voltage, device).
 - c) $\overline{\text{PORST}}$ asserted for longer than WNFRST. Device is under reset.

Figure 6. Noise filtering on reset signal




Table 18. Reset PAD electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
V_{IHRES}	SR	P	Input high level TTL $V_{DD_HV} = 5.0\text{ V} \pm 10\%$ $V_{DD_HV} = 3.3\text{ V} \pm 10\%$	2	—	$V_{DD_HV_IO} + 0.3$	V
V_{ILRES}	SR	P	Input low level TTL $V_{DD_HV} = 5.0\text{ V} \pm 10\%$ $V_{DD_HV} = 3.3\text{ V} \pm 10\%$	-0.3	—	0.8	V
				-0.3	—	0.6	
V_{HYSRES}	CC	C	Input hysteresis TTL $V_{DD_HV} = 5.0\text{ V} \pm 10\%$ $V_{DD_HV} = 3.3\text{ V} \pm 10\%$	0.3	—	—	V
				0.2	—	—	
V_{DD_POR}	CC	D	Minimum supply for strong pull- down activation $V_{DD_HV} = 5.0\text{ V} \pm 10\%$ $V_{DD_HV} = 3.3\text{ V} \pm 10\%$	—	—	1.6	V
				—	—	1.05	

Table 18. Reset PAD electrical characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
I _{OL_R}	CC	P	Strong pull-down current ⁽¹⁾	V _{DD_HV} = 5.0 V ± 10%	12	—	—	mA
				V _{DD_HV} = 3.3 V ± 10%	8	—	—	
I _{WPU}	CC	P	Weak pull-up current absolute value	V _{IN} = 1.1 V ⁽²⁾ V _{DD_HV} = 5.0 V ± 10%	—	—	130	μA
				V _{IN} = 1.1 V V _{DD_HV} = 3.3 V ± 10%	—	—	70	
				V _{IN} = 0.69 * V _{DD_HV_IO} ⁽³⁾ V _{DD_HV} = 5.0 V ± 10%	15	—	—	
				V _{IN} = 0.69 * V _{DD_HV_IO} V _{DD_HV} = 3.3 V ± 10%	15	—	—	
I _{WPD}	CC	P	Weak pull-down current absolute value	V _{IN} = 0.69 * V _{DD_HV_IO} ⁽²⁾ V _{DD_HV} = 5.0 V ± 10%	—	—	130	μA
				V _{IN} = 0.69 * V _{DD_HV_IO} ⁽²⁾ V _{DD_HV} = 3.3 V ± 10%	—	—	80	
				V _{IN} = 0.9 V V _{DD_HV} = 5.0 V ± 10%	15	—	—	
				V _{IN} = 0.9 V V _{DD_HV} = 3.3 V ± 10%	15	—	—	
W _{FRST}	CC	P	Input filtered pulse	V _{DD_HV} = 5.0 V ± 10%	—	—	500	ns
				V _{DD_HV} = 3.3 V ± 10%	—	—	600	
W _{NFRST}	CC	P	Input not filtered pulse	V _{DD_HV} = 5.0 V ± 10%	2000	—	—	ns
				V _{DD_HV} = 3.3 V ± 10%	3000	—	—	

1. I_{ol_r} applies to PORST: Strong Pull-down is active on PHASE0 for PORST. Refer to the device pinout IO definition excel file for details regarding pin usage.
2. Maximum current when forcing a change in the pin level opposite to the pull configuration.
3. Minimum current when keeping the same pin level state than the pull configuration.

Table 19. Reset Pad state during power-up and reset

PAD	POWER-UP State	RESET state	DEFAULT state ⁽¹⁾	STANDBY state
PORST	Strong pull-down	Weak pull-down	Weak pull-down	Weak pull-up


1. Before SW Configuration. Please refer to the Device Reference Manual, Reset Generation Module (MC_RGM) Functional Description chapter for the details of the power-up phases.

4.10 PLLs

Two phase-locked loop (PLL) modules are implemented to generate system and auxiliary clocks on the device.

Figure 7 depicts the integration of the two PLLs. Refer to device Reference Manual for more detailed schematic.

Figure 7. PLLs integration



4.10.1 PLL0

Table 20. PLL0 electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
f_{PLL0IN}	SR	—	PLL0 input clock ⁽¹⁾	8	—	44	MHz
Δ_{PLL0IN}	SR	—	PLL0 input clock duty cycle ⁽¹⁾	40	—	60	%
f_{INFIN}	SR	—	PLL0 PFD (Phase Frequency Detector) input clock frequency	8	—	20	MHz
$f_{PLL0VCO}$	CC	P	PLL0 VCO frequency	600	—	1400	MHz
$f_{PLL0PHI0}$	CC	D	PLL0 output frequency	4.762	—	400	MHz
$f_{PLL0PHI1}$	CC	D	PLL0 output clock PHI1	20	—	175 ⁽²⁾	MHz
$t_{PLL0LOCK}$	CC	P	PLL0 lock time	—	—	100	μ s
$ \Delta_{PLL0PHI0SPJ} ^{(3)}$	CC	T	PLL0_PHI0 single period jitter f _{PLL0IN} = 20 MHz (resonator)	—	—	200	ps

Table 20. PLL0 electrical characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit			
				Min	Typ	Max				
$ \Delta_{PLL0PHI1SPJ} ^{(3)}$	CC	D	PLL0_PHI1 single period jitter $f_{PLL0IN} = 20$ MHz (resonator)	—	—	300 ⁽⁴⁾	ps			
$\Delta_{PLL0LTJ}^{(3)}$	CC	D	PLL0 output long term jitter ⁽⁴⁾ $f_{PLL0IN} = 20$ MHz (resonator), VCO frequency = 800 MHz	10 periods accumulated jitter (80 MHz equivalent frequency), 6-sigma pk-pk	—	—	±250	ps		
				16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	—	—	±300	ps		
				long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)	—	—	±500	ps		
I_{PLL0}	CC	D	PLL0 consumption	FINE LOCK state			—	—	6	mA

1. PLL0IN clock retrieved directly from either internal RCOSC or external FXOSC clock. Input characteristics are granted when using internal RCOSC or external oscillator is used in functional mode.
2. If the PLL0_PHI1 is used as an input for PLL1, then the PLL0_PHI1 frequency shall obey the maximum input frequency limit set for PLL1 (87.5 MHz, according to [Table 21](#)).
3. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin.
4. V_{DD_LV} noise due to application in the range $V_{DD_LV} = 1.20\text{ V} \pm 5\%$, with frequency below PLL bandwidth (40 kHz) will be filtered.

4.10.2 PLL1

PLL1 is a frequency modulated PLL with Spread Spectrum Clock Generation (SSCG) support.

Table 21. PLL1 electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
f_{PLL1IN}	SR	—	PLL1 input clock ⁽¹⁾	—	37.5	—	87.5	MHz
Δ_{PLL1IN}	SR	—	PLL1 input clock duty cycle ⁽¹⁾	—	35	—	65	%
f_{INFIN}	SR	—	PLL1 PFD (Phase Frequency Detector) input clock frequency	—	37.5	—	87.5	MHz
$f_{PLL1VCO}$	CC	P	PLL1 VCO frequency	—	600	—	1400	MHz
$f_{PLL1PHI0}$	CC	D	PLL1 output clock PHI0	—	4.762	—	$F_{SYS}^{(2)}$	MHz
$t_{PLL1LOCK}$	CC	P	PLL1 lock time	—	—	—	50	μ s
$f_{PLL1MOD}$	CC	T	PLL1 modulation frequency	—	—	—	250	kHz
$ \delta_{PLL1MOD} $	CC	T	PLL1 modulation depth (when enabled)	Center spread ⁽³⁾	0.25	—	2	%
				Down spread	0.5	—	4	%
$ \Delta_{PLL1PHI0SPJ} _{(4)}$	CC	T	PLL1_PHI0 single period peak to peak jitter	$f_{PLL1PHI0} = 200$ MHz, 6-sigma	—	—	500 ⁽⁵⁾	ps
I_{PLL1}	CC	D	PLL1 consumption	FINE LOCK state	—	—	5	mA

1. PLL1IN clock retrieved directly from either internal PLL0 or external FXOSC clock. Input characteristics are granted when using internal PPL0 or external oscillator is used in functional mode.
2. Refer to [Section 4.3: Operating conditions](#) for the maximum operating frequency.
3. The device maximum operating frequency F_{SYS} (max) includes the frequency modulation. If center modulation is selected, the FSYS must be below the maximum by MD (Modulation Depth Percentage), such that $FSYS(max)=FSYS(1+MD\%)$. Refer to the Reference Manual for the PLL programming details.
4. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin.
5. 1.25 V \pm 5%, application noise below 40 kHz at V_{DD_LV} pin - no frequency modulation.

4.11 Oscillators

4.11.1 Crystal oscillator 40 MHz

Table 22. External 40 MHz oscillator electrical specifications

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
f_{XTAL}	CC	Crystal Frequency Range ⁽¹⁾	—	4 ⁽²⁾	8	MHz
				>8	20	
				>20	40	
t_{cst}	CC	Crystal start-up time ^{(3),(4)}	$T_J = 150\text{ °C}$	—	5	ms
t_{rec}	CC	Crystal recovery time ⁽⁵⁾	—	—	0.5	ms
V_{IHEXT}	CC	EXTAL input high voltage ⁽⁶⁾ (External Reference)	$V_{REF} = 0.29 * V_{DD_HV_OSC}$	$V_{REF} + 0.75$	—	V
V_{ILEXT}	CC	EXTAL input low voltage ⁽⁶⁾ (External Reference)	$V_{REF} = 0.29 * V_{DD_HV_OSC}$	—	$V_{REF} - 0.75$	V
C_{S_EXTAL}	CC	Total on-chip stray capacitance on EXTAL pin ⁽⁷⁾	—	3	7	pF
C_{S_XTAL}	CC	Total on-chip stray capacitance on XTAL pin ⁽⁷⁾	—	3	7	pF
g_m	CC	Oscillator Transconductance	$f_{XTAL} = 4 - 8\text{ MHz}$ $freq_sel[2:0] = 000$	3.9	13.6	mA/V
			$f_{XTAL} = 5 - 10\text{ MHz}$ $freq_sel[2:0] = 001$	5	17.5	
			$f_{XTAL} = 10 - 15\text{ MHz}$ $freq_sel[2:0] = 010$	8.6	29.3	
			$f_{XTAL} = 15 - 20\text{ MHz}$ $freq_sel[2:0] = 011$	14.4	48	
			$f_{XTAL} = 20 - 25\text{ MHz}$ $freq_sel[2:0] = 100$	21.2	69	
			$f_{XTAL} = 25 - 30\text{ MHz}$ $freq_sel[2:0] = 101$	27	86	
			$f_{XTAL} = 30 - 35\text{ MHz}$ $freq_sel[2:0] = 110$	33.5	115	
			$f_{XTAL} = 35 - 40\text{ MHz}$ $freq_sel[2:0] = 111$	33.5	115	
V_{EXTAL}	CC	Oscillation Amplitude on the EXTAL pin after startup ⁽⁸⁾	$T_J = -40\text{ °C to }150\text{ °C}$	0.5	1.8	V

Table 22. External 40 MHz oscillator electrical specifications (continued)

Symbol		C	Parameter	Conditions	Value		Unit
					Min	Max	
V _{HYS}	CC	D	Comparator Hysteresis	T _J = -40 °C to 150 °C	0.1	1.0	V
I _{XTAL}	CC	D	XTAL current ^{(8),(9)}	T _J = -40 °C to 150 °C	—	14	mA

1. The range is selectable by UTEST miscellaneous DCF client XOSC_FREQ_SEL.
2. The XTAL frequency, if used to feed the PPL0 (or PLL1), shall obey the minimum input frequency limit set for PLL0 (or PLL1).
3. This value is determined by the crystal manufacturer and board design, and it can potentially be higher than the maximum provided.
4. Proper PC board layout procedures must be followed to achieve specifications.
5. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
6. Applies to an external clock input and not to crystal mode.
7. See crystal manufacturer's specification for recommended load capacitor (C_L) values. The external oscillator requires external load capacitors when operating from 8 MHz to 16 MHz. Account for on-chip stray capacitance (C_{S_EXTAL}/C_{S_XTAL}) and PCB capacitance when selecting a load capacitor value. When operating at 20 MHz/40 MHz, the integrated load capacitor value is selected via S/W to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance.
8. Amplitude on the EXTAL pin after startup is determined by the ALC block, that is the Automatic Level Control Circuit. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillation in order to reduce power, distortion, and RFI, and to avoid over driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.
9. I_{XTAL} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator.

4.11.2 Crystal Oscillator 32 kHz

Table 23. 32 kHz External Slow Oscillator electrical specifications

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
f _{sxosc}	SR	T	Slow external crystal oscillator frequency	—	32768	—	Hz	
g _{msxosc}	CC	P	Slow external crystal oscillator transconductance	—	9.5	32	μA/V	
V _{sxosc}	CC	T	Oscillation Amplitude	—	0.5	1.7	V	
I _{sxoosc}	CC	D	Oscillator consumption	—	—	9	μA	
T _{sxosc}	CC	T	Start up time	—	—	2	s	

4.11.3 RC oscillator 16 MHz

Table 24. Internal RC oscillator electrical specifications

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
f_{Target}	CC	D	IRC target frequency	—	—	16	—	MHz
δf_{var_noT}	CC	P	IRC frequency variation without temperature compensation	$T < 150\text{ }^{\circ}\text{C}$	-5	—	5	%
δf_{var_T}	CC	T	IRC frequency variation with temperature compensation	$T < 150\text{ }^{\circ}\text{C}$	-3	—	3	%
δf_{var_SW}		T	IRC software trimming accuracy	Trimming temperature	-0.5	± 0.3	0.5	%
T_{start_noT}	CC	T	Startup time to reach within f_{var_noT}	Factory trimming already applied	—	—	5	μs
T_{start_T}	CC	T	Startup time to reach within f_{var_T}	Factory trimming already applied	—	—	120	μs
I_{FIRC}	CC	T	Current consumption on HV power supply ⁽¹⁾	After T_{start_T}	—	—	1200	μA

1. The actual consumption difference can be higher due to additional consumption of core logic clocked by RCOSC16M.

4.11.4 Low power RC oscillator

Table 25. 1024 kHz internal RC oscillator electrical characteristics


Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
F_{sirc}	CC	T	Slow Internal RC oscillator frequency	—	1024	—	kHz	
δf_{var_T}	CC	P	Frequency variation across temperature	$-40\text{ }^{\circ}\text{C} < T < 150\text{ }^{\circ}\text{C}$	-9	—	+9	%
δf_{var_V}	CC	P	Frequency variation across voltage	$-40\text{ }^{\circ}\text{C} < T < 150\text{ }^{\circ}\text{C}$	-5	—	+5	%
I_{sirc}	CC	T	Slow Internal RC oscillator current	$T = 55\text{ }^{\circ}\text{C}$	—	—	6	μA
T_{sirc}	CC	T	Start up time, after switching ON the internal regulator.	—	—	—	12	μS

4.12 ADC system

4.12.1 ADC input description

Figure 8 shows the input equivalent circuit for SARn and SARb channels.

Figure 8. Input equivalent circuit (Fast SARn and SARb channels)



All specifications in the following table are valid for the full input voltage range for the analog inputs.

Table 26. ADC pin specification

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
R _{20KΩ}	CC	D	Internal voltage reference source impedance.	16	30	KΩ
I _{LKG}	CC	—	Input leakage current, two ADC channels on input-only pin.	See IO chapter Table 11: I/O input electrical characteristics , parameter I _{LKG} .		
I _{INJ1}	SR	—	Injection current on analog input preserving functionality at full or degraded performances.	See Operating Conditions chapter Table 5: Operating conditions , I _{INJ1} parameter.		
C _{HV_ADC}	SR	D	V _{DD_HV_ADV} external capacitance.	See Power Management chapter Table 34: External components integration , C _{ADC} parameter.		
C _{P1}	CC	D	Pad capacitance	See IO chapter Table 11: I/O input electrical characteristics , parameter C _{P1} .		

Table 26. ADC pin specification (continued)

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
C _{P2}	CC	D	Internal routing capacitance	SARB channels	—	2	pF
				SARn 10bit channels	—	0.5	
				SARn 12bit channels	—	1	
C _S	CC	D	SAR ADC sampling capacitance	SARn 12bit	—	5	pF
				SARn 10bit	—	2	
R _{SWn}	CC	D	Analog switches resistance	SARB channels	0	1.8	kΩ
				SARn 10bit channels	0	0.8	
				SARn 12bit channels	0	1.8	
R _{AD}	CC	D	ADC input analog switches resistance	SARn 12bit	—	0.8	kΩ
				SARn 10bit	—	3.2	
R _{CMSW}	CC	D	Common mode switch resistance	Sum of the two resistances	—	9	kΩ
R _{CMRL}	CC	D	Common mode resistive ladder				kΩ
R _{SAFE_{PD}} ⁽¹⁾	CC	D	Discharge resistance for ADC input-only pins (strong pull-down for safety)	V _{DD_HV_IO} = 5.0 V ± 10%	—	300	W
				V _{DD_HV_IO} = 3.3 V ± 10%	—	500	W
A _{BGAP}	CC	D	ADC digital bandgap accuracy		-1.5	+1.5	%
C _{EXT}	SR	—	External capacitance at the pad input pin	To preserve the accuracy of the ADC, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible. This capacitor contributes to attenuating the noise present on the input pin. The impedance relative to the signal source can limit the ADC's sample rate.			

1. It enables discharge of up to 100 nF from 5 V every 300 ms. Refer to the device pinout Microsoft Excel file attached to the IO_Definition document for the pads supporting it.

4.12.2 SAR ADC 12-bit electrical specification

The SARn ADCs are 12-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

Note: The functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maximum may affect device reliability or cause permanent damage to the device.

Table 27. SARn ADC electrical specification

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
f_{ADCK}	SR	P Clock frequency	Standard frequency mode	7.5	13.33	MHz	
			High frequency mode	>13.33	16.0		
$t_{ADCINIT}$	SR	—	ADC initialization time	—	1.5	—	μ s
$t_{ADCBIASINIT}$	SR	—	ADC BIAS initialization time	—	5	—	μ s
$t_{ADCPRECH}$	SR	T	ADC discharge time	Fast SAR	$1/f_{ADCK}$	—	μ s
				Slow SAR (SARDAC_B)	$2/f_{ADCK}$	—	
ΔV_{PRECH}	SR	D	Discharge voltage precision	$T_J < 150\text{ }^\circ\text{C}$	0	0.25	V
$R_{20K\Omega}$	CC	D	Internal voltage reference source impedance	—	16	30	K Ω
ΔV_{INTREF}	CC	P	Internal reference voltage precision	Applies to all internal reference points ($V_{SS_HV_ADR}$, $1/3 * V_{DD_HV_ADR}$, $2/3 * V_{DD_HV_ADR}$, $V_{DD_HV_ADR}$)	-0.20	0.20	V

Table 27. SARn ADC electrical specification (continued)

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
t _{ADCSAMPLE}	SR	ADC sample time ⁽¹⁾	Fast SAR – 12-bit configuration	6/f _{ADCK}	—	μs
			Fast SAR – 10-bit configuration mode 1 ⁽²⁾ (Standard frequency mode only)	6/f _{ADCK}		
			Fast SAR – 10-bit configuration mode 2 ⁽³⁾ (Standard frequency mode only)	5/f _{ADCK}		
			Fast SAR – 10-bit configuration mode 3 ⁽⁴⁾ (High frequency mode only)	6/f _{ADCK}		
			Slow SAR (SARADC_B) – 12-bit configuration	12/f _{ADCK}		
			Slow SAR (SARADC_B) – 10-bit configuration mode 1 ⁽²⁾ (Standard frequency mode only)	12/f _{ADCK}		
			Slow SAR (SARADC_B) – 10-bit configuration mode 2 ⁽³⁾ (Standard frequency mode only)	10/f _{ADCK}		
			Slow SAR (SARADC_B) – 10-bit configuration mode 3 ⁽⁴⁾ (High frequency mode only)	12/f _{ADCK}		
			Conversion of BIAS test channels through 20 kΩ input.	40/f _{ADCK}		
t _{ADCEVAL}	SR	ADC evaluation time	12-bit configuration	12/f _{ADCK}	—	μs
			10-bit configuration	10/f _{ADCK}	—	
I _{ADCREFH} ^{(5),(6)}	CC	ADC high reference current	Run mode (average across all codes)	—	7	μA
			Power Down mode	—	1	
I _{ADCREFL} ⁽⁶⁾	CC	ADC low reference current	Run mode V _{DD_HV_ADR_S} ≤ 5.5 V	—	15	μA
			Power Down mode V _{DD_HV_ADR_S} ≤ 5.5 V	—	1	
I _{ADV_S} ⁽⁶⁾	CC	V _{DD_HV_ADV} power supply current	Run mode	—	4.0	mA
			Power Down mode	—	0.04	

Table 27. SARn ADC electrical specification (continued)

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
TUE ₁₂	CC	Total unadjusted error in 12-bit configuration ⁽⁷⁾	T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-4	4	LSB (12b)
			T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-6	6	
			T _J < 150 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-6	6	
			High frequency mode, T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-12	12	
TUE ₁₀	CC	Total unadjusted error in 10-bit configuration ⁽⁷⁾	Mode 1, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-1.5	1.5	LSB (10b)
			Mode 1, T _J < 150 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-2.0	2.0	
			Mode 2, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-3.0	3.0	
			Mode 3, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-4.0	4.0	

Table 27. SARn ADC electrical specification (continued)

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
ΔTUE_{12}	CC	D	TUE degradation due to $V_{DD_HV_ADR}$ offset with respect to $V_{DD_HV_ADV}$	$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-1	1	LSB (12b)
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-2	2	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-4	4	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-6	6	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-2.5	2.5	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-4	4	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-7	7	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-12	12	
DNL ⁽⁸⁾	CC	P	Differential non-linearity	Standard frequency mode, $V_{DD_HV_ADV} > 4 \text{ V}$ $V_{DD_HV_ADR_S} > 4 \text{ V}$	-1	2	LSB (12b)
		T		High frequency mode, $V_{DD_HV_ADV} > 4 \text{ V}$ $V_{DD_HV_ADR_S} > 4 \text{ V}$	-1	2	

1. Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Refer to [Figure 8](#) for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.
2. Mode1: 6 sampling cycles + 10 conversion cycles at 13.33 MHz.
3. Mode2: 5 sampling cycles + 10 conversion cycles at 13.33 MHz.
4. Mode3: 6 sampling cycles + 10 conversion cycles at 16 MHz.
5. $I_{ADCREFH}$ and $I_{ADCREFL}$ are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.
6. Current parameter values are for a single ADC.

- 7. TUE is granted with injection current within the range defined in [Table 26](#), for parameters classified as T and D.
- 8. DNL is granted with injection current within the range defined in [Table 26](#), for parameters classified as T and D.

4.12.3 SAR ADC 10-bit electrical specification

The ADC comparators are 10-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

Note: The functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maximum may affect device reliability or cause permanent damage to the device.

Table 28. ADC-Comparator electrical specification

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
f _{ADCK}	SR	P	Clock frequency	Standard frequency mode	7.5	13.33	MHz
				High frequency mode	>13.33	16.0	
t _{ADCINIT}	SR	—	ADC initialization time	—	1.5	—	µs
t _{ADCBIASINIT}	SR	—	ADC BIAS initialization time	—	5	—	µs
t _{ADCINITSBY}	SR	—	ADC initialization time in standby	Standby Mode	8	—	µs
t _{ADCPRECH}	SR	T	ADC precharge time	Fast channel	1/f _{ADCK}	—	µs
				Standard channel	2/f _{ADCK}	—	
ΔV _{PRECH}	SR	D	Precharge voltage precision	T _J < 150 °C	0	0.25	V
t _{ADCSAMPLE}	SR	P	ADC sample time ⁽¹⁾	10-bit ADC mode, Fast channel	5/f _{ADCK} ⁽²⁾	—	µs
				10-bit ADC mode, Standard channel	6/f _{ADCK}	—	µs
t _{ADCEVAL}	SR	P	ADC evaluation time	10-bit ADC mode	10/f _{ADCK}	—	µs
		D		ADC comparator mode	2/f _{ADCK}	—	
I _{ADCREFH} ^{(3),(4)}	CC	T	ADC high reference current	Run mode (average across all codes)	—	7	µA
				Power Down mode	—	1	
				ADC comparator mode	—	19.5	
I _{ADCREFL} ⁽⁵⁾	CC	D	ADC low reference current	Run mode V _{DD_HV_ADR_S} ≤ 5.5 V	—	15	µA
				Power Down mode V _{DD_HV_ADR_S} ≤ 5.5 V	—	1	
				ADC comparator mode	—	20.5	

Table 28. ADC-Comparator electrical specification (continued)

Symbol	C	Parameter	Conditions	Value		Unit	
				Min	Max		
$I_{ADV_S}^{(5)}$	CC	P	$V_{DD_HV_ADV}$ power supply current	Run mode	—	4	mA
		D		Power Down mode	—	0.04	
TUE ₁₀	CC	T	Total unadjusted error in 10-bit configuration ⁽⁶⁾	$T_J < 150\text{ }^\circ\text{C}$, $V_{DD_HV_ADV} > 3\text{ V}$, $V_{DD_HV_ADR_S} > 3\text{ V}$	-2	2	LSB (10b)
		P		$T_J < 150\text{ }^\circ\text{C}$, $V_{DD_HV_ADV} > 3\text{ V}$, $V_{DD_HV_ADR_S} > 3\text{ V}$	-3	3	
		T		$T_J < 150\text{ }^\circ\text{C}$, $V_{DD_HV_ADV} > 3\text{ V}$, $3\text{ V} > V_{DD_HV_ADR_S} > 2\text{ V}$	-3	3	
		D		High frequency mode, $T_J < 150\text{ }^\circ\text{C}$, $V_{DD_HV_ADV} > 3\text{ V}$, $V_{DD_HV_ADR_S} > 3\text{ V}$	-3	3	
ΔTUE_{10}	CC	D	TUE degradation due to $V_{DD_HV_ADR}$ offset with respect to $V_{DD_HV_ADV}$	$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25\text{ mV}]$	-1.0	1.0	LSB (10b)
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50\text{ mV}]$	-2.0	2.0	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75\text{ mV}]$	-3.5	3.5	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100\text{ mV}]$	-6.0	6.0	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25\text{ mV}]$	-2.5	2.5	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50\text{ mV}]$	-4.0	4.0	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75\text{ mV}]$	-7.0	7.0	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100\text{ mV}]$	-12.0	12.0	

Table 28. ADC-Comparator electrical specification (continued)

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
DNL ⁽⁷⁾	CC	P	Standard frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	LSB (10b)
		T	High frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	

1. Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Refer to [Figure 8](#) for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.
2. In case the ADC is used as Fast Comparator the sampling time is $t_{ADCSAMPLE} = 2/f_{ADCK}$.
3. I_{ADCREFH} and I_{ADCREFL} are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.
4. Current parameter values are for a single ADC.
5. All channels of all SAR-ADC12bit and SAR-ADC10bit are impacted with same degradation, independently from the ADC and the channel subject to current injection.
6. TUE is granted with injection current within the range defined in [Table 26](#), for parameters classified as T and D.
7. DNL is granted with injection current within the range defined in [Table 26](#), for parameters classified as T and D.

4.13 Temperature Sensor

The following table describes the temperature sensor electrical characteristics.

Table 29. Temperature sensor electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
—	CC	—	Temperature monitoring range	—	—	150	°C	
T _{SENS}	CC	T	Sensitivity	—	5.18	—	mV/°C	
T _{ACC}	CC	P	Accuracy	T _J < 150 °C	—3	—	3	°C

4.14 LFAST pad electrical characteristics

The LFAST(LVDS Fast Asynchronous Serial Transmission) pad electrical characteristics apply to high-speed debug serial interfaces on the device.

4.14.1 LFAST interface timing diagrams

Figure 9. LFAST LVDS timing definition




Figure 10. Power-down exit time





Figure 11. Rise/fall time



4.14.2 LFAST LVDS interface electrical characteristics

The following table contains the electrical characteristics for the LFAST interface.

Table 30. LVDS pad startup and receiver electrical characteristics

Symbol ^{(1),(2)}	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
STARTUP^{(3),(4)}							
t _{STRT_BIAS}	CC	T	Bias current reference startup time ⁽⁵⁾	—	0.5	4	μs
t _{PD2NM_TX}	CC	T	Transmitter startup time (power down to normal mode) ⁽⁶⁾	—	0.4	2.75	μs

Table 30. LVDS pad startup and receiver electrical characteristics (continued)

Symbol ^{(1),(2)}	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
t_{SM2NM_TX}	CC	T	Transmitter startup time (sleep mode to normal mode) ⁽⁷⁾	Not applicable to the MSC/DSPI LVDS pad	—	0.4	0.6	μ s
t_{PD2NM_RX}	CC	T	Receiver startup time (power down to normal mode) ⁽⁸⁾	—	—	20	40	ns
t_{PD2SM_RX}	CC	T	Receiver startup time (power down to sleep mode) ⁽⁹⁾	Not applicable to the MSC/DSPI LVDS pad	—	20	50	ns
I_{LVDS_BIAS}	CC	D	LVDS bias current consumption	Tx or Rx enabled	—	—	0.95	mA
TRANSMISSION LINE CHARACTERISTICS (PCB Track)								
Z_0	SR	D	Transmission line characteristic impedance	—	47.5	50	52.5	Ω
Z_{DIFF}	SR	D	Transmission line differential impedance	—	95	100	105	Ω
RECEIVER								
V_{ICOM}	SR	T	Common mode voltage	—	0.15 (10)	—	1.6 ⁽¹¹⁾	V
$ \Delta V_I $	SR	T	Differential input voltage ⁽¹²⁾	—	100	—	—	mV
V_{HYS}	CC	T	Input hysteresis	—	25	—	—	mV
R_{IN}	CC	D	Terminating resistance	$V_{DD_HV_IO} = 5.0\text{ V} \pm 10\%$ $-40\text{ }^\circ\text{C} < T_J < 150\text{ }^\circ\text{C}$	80	—	150	Ω
				$V_{DD_HV_IO} = 3.3\text{ V} \pm 10\%$ $-40\text{ }^\circ\text{C} < T_J < 150\text{ }^\circ\text{C}$	80	—	175	
C_{IN}	CC	D	Differential input capacitance ⁽¹³⁾	—	—	3.5	6.0	pF
I_{LVDS_RX}	CC	C	Receiver DC current consumption	Enabled	—	—	1.6	mA
I_{PIN_RX}	CC	D	Maximum consumption on receiver input pin	$\Delta V_I = 400\text{ mV}$, $R_{IN} = 80\text{ }\Omega$	—	—	5	mA

1. The LVDS pad startup and receiver electrical characteristics in this table apply to both the LFAST & High-speed Debug (HSD) LVDS pad.
2. All LVDS pad electrical characteristics are valid from $-40\text{ }^\circ\text{C}$ to $150\text{ }^\circ\text{C}$.
3. All startup times are defined after a 2 peripheral bridge clock delay from writing to the corresponding enable bit in the LVDS control registers (LCR) of the LFAST and High-speed Debug modules. The value of the LCR bits for the LFAST/HSD modules don't take effect until the corresponding SIUL2 MSCR ODC bits are set to LFAST LVDS mode. Startup times for MSC/DSPI LVDS are defined after 2 peripheral bridge clock delay after selecting MSC/DSPI LVDS in the corresponding SIUL2 MSCR ODC field.
4. Startup times are valid for the maximum external loads CL defined in both the LFAST/HSD and MSC/DSPI transmitter electrical characteristic tables.
5. Bias startup time is defined as the time taken by the current reference block to reach the settling bias current after being enabled.
6. Total transmitter startup time from power down to normal mode is $t_{STRT_BIAS} + t_{PD2NM_TX} + 2$ peripheral bridge clock periods.
7. Total transmitter startup time from sleep mode to normal mode is $t_{SM2NM_TX} + 2$ peripheral bridge clock periods. Bias block remains enabled in sleep mode.


8. Total receiver startup time from power down to normal mode is $t_{STRT_BIAS} + t_{PD2NM_RX} + 2$ peripheral bridge clock periods.
9. Total receiver startup time from power down to sleep mode is $t_{PD2SM_RX} + 2$ peripheral bridge clock periods. Bias block remains enabled in sleep mode.
10. Absolute min = $0.15\text{ V} - (285\text{ mV}/2) = 0\text{ V}$
11. Absolute max = $1.6\text{ V} + (285\text{ mV}/2) = 1.743\text{ V}$
12. Value valid for LFAST mode. The LXRXP[0] bit in the LFAST LVDS Control Register (LCR) must be set to one to ensure proper LFAST receive timing.
13. Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions.

Table 31. LFAST transmitter electrical characteristics

Symbol ^{(1),(2),(3)}		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
f_{DATA}	SR	D	Data rate	—	—	320	Mbps	
V_{OS}	CC	P	Common mode voltage	—	1.08	1.32	V	
$ \Delta V_{OD} $	CC	P	Differential output voltage swing (terminated) ^{(4),(5)}	—	110	285	mV	
t_{TR}	CC	T	Rise time from $- \Delta V_{OD}(\text{min}) $ to $+ \Delta V_{OD}(\text{min}) $. Fall time from $+ \Delta V_{OD}(\text{min}) $ to $- \Delta V_{OD}(\text{min}) $	—	0.26	1.25	ns	
C_L	SR	D	External lumped differential load capacitance ⁽⁴⁾	$V_{DD_HV_IO} = 4.5\text{ V}$	—	—	6.0	pF
				$V_{DD_HV_IO} = 3.0\text{ V}$	—	—	4.0	
I_{LVDS_TX}	CC	C	Transmitter DC current consumption	Enabled	—	—	3.6	mA
I_{PIN_TX}	CC	D	Transmitter DC current sourced through output pin	—	1.1	—	2.85	mA

1. This table is applicable to LFAST LVDS pads used in LFAST configuration (SIUL2_MSCR_IO_n.ODC=101).
2. The LFAST and High-Speed Debug LFAST pad electrical characteristics are based on worst case internal capacitance values shown in [Figure 12](#).
3. All LFAST and High-Speed Debug LVDS pad electrical characteristics are valid from $-40\text{ }^{\circ}\text{C}$ to $150\text{ }^{\circ}\text{C}$.
4. Valid for maximum data rate f_{DATA} . Value given is the capacitance on each terminal of the differential pair, as shown in [Figure 12](#).
5. Valid for maximum external load C_L .

Figure 12. LVDS pad external load diagram



4.14.3 LFAST PLL electrical characteristics

The following table contains the electrical characteristics for the LFAST PLL.

Table 32. LFAST PLL electrical characteristics

Symbol ⁽¹⁾	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
f_{RF_REF}	SR	D	PLL reference clock frequency (CLKIN)	—	10 ⁽²⁾	—	30	MHz
ERR _{REF}	CC	D	PLL reference clock frequency error	—	-1	—	1	%
DC _{REF}	CC	D	PLL reference clock duty cycle (CLKIN)	—	30	—	70	%
PN	CC	D	Integrated phase noise (single side band)	$f_{RF_REF} = 20$ MHz	—	—	-58	dBc
f_{VCO}	CC	P	PLL VCO frequency	—	312	—	320 ⁽³⁾	MHz
t_{LOCK}	CC	D	PLL phase lock	—	—	—	150 ⁽⁴⁾	μs

Table 32. LFAST PLL electrical characteristics (continued)

Symbol ⁽¹⁾		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
$\Delta\text{PER}_{\text{REF}}$	SR	T	Input reference clock jitter (peak to peak)	Single period, $f_{\text{RF_REF}} = 20 \text{ MHz}$	—	—	350	ps
		T		Long term, $f_{\text{RF_REF}} = 20 \text{ MHz}$	-500	—	500	ps
$\Delta\text{PER}_{\text{EYE}}$	CC	T	Output Eye Jitter (peak to peak) ⁽⁵⁾	—	—	—	400	ps

1. The specifications in this table apply to both the interprocessor bus and debug LFAST interfaces.
2. If the input frequency is lower than 20 MHz, it is required to set a input division factor of 1.
3. The 320 MHz frequency is achieved with a 20 MHz reference clock.
4. The total lock time is the sum of the coarse lock time plus the programmable lock delay time 2 clock cycles of the peripheral bridge clock that is connected to the PLL on the device (to set the PLL enable bit).
5. Measured at the transmitter output across a 100 Ω termination resistor on a device evaluation board. See [Figure 12](#).

4.15 Power management

The power management module monitors the different power supplies as well as it generates the required internal supplies. The device can operate in the following configurations:

Table 33. Power management regulators

Device	External regulator	Internal SMPS regulator	Internal linear regulator external ballast	Internal linear regulator internal ballast	Auxiliary regulator	Clamp regulator	Internal standby regulator ⁽¹⁾
SPC584Cx SPC58ECx	—	—	X	X ⁽²⁾	X	X	X

1. Standby regulator is automatically activated when the device enters standby mode.
2. The operability of the device with internal ballast can be limited by the maximum thermal dissipation of the device in the application. The internal ballast option is available only on specific devices, contact the local sales.

4.15.1 Power management integration

Use the integration schemes provided below to ensure the proper device function, according to the selected regulator configuration.

The internal regulators are supplied by $V_{DD_HV_IO_MAIN}$ supply and are used to generate V_{DD_LV} supply.

Place capacitances on the board as near as possible to the associated pins and limit the serial inductance of the board to less than 5 nH.

It is recommended to use the internal regulators only to supply the device itself.

Figure 13. Internal regulator with external ballast mode




Figure 14. Internal regulator with internal ballast mode




Figure 15. Standby regulator with external ballast mode




Figure 16. Standby regulator with internal ballast mode




Table 34. External components integration

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
Common Components								
C_E	SR	D	Internal voltage regulator stability external capacitance ^{(2) (3)}	—	1.1	2.2	3.0	μF
R_E	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track	5	—	50	$\text{m}\Omega$
C_{LVn}	SR	D	Internal voltage regulator decoupling external capacitance ^{(2) (4) (5)}	Each V_{DD_LV}/V_{SS} pair	—	100	—	nF
R_{LVn}	SR	D	Stability capacitor equivalent serial resistance	—	—	—	50	$\text{m}\Omega$
C_{BV}	SR	D	Bulk capacitance for HV supply ⁽²⁾	on one $V_{DD_HV_IO_MAIN}/V_{SS}$ pair	—	4.7	—	μF
C_{HVn}	SR	D	Decoupling capacitance for ballast and IOs ⁽²⁾	on all $V_{DD_HV_IO}/V_{SS}$ and $V_{DD_HV_ADR}/V_{SS}$ pairs	—	100	—	nF

Table 34. External components integration (continued)

Symbol	C	D	Parameter	Conditions ⁽¹⁾	Value			Unit
					Min	Typ	Max	
C _{FLA}	SR	D	Decoupling capacitance for Flash supply ⁽²⁾⁽⁶⁾	—	—	10	—	nF
C _{ADC}	SR	D	ADC supply external capacitance ^{(2) (6)}	V _{DD_HV_ADV} /V _{SS_HV_ADV} pair	—	1.5	—	μF
Internal Linear Regulator with External Ballast Mode								
Q _{EXT}	SR	D	Recommended external NPN transistors	NJD2873T4, BCP68, 2SCR574D				
V _Q	SR	D	External NPN transistor collector voltage	—	2.0	—	V _{DD_HV_IO_MAIN}	V
C _B	SR	D	Internal voltage regulator stability external capacitance on ballast base ^{(2) (7)}	—	—	2.2	—	μF
R _B	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track	5	—	50	mΩ

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_J = -40 / 150 °C, unless otherwise specified.
2. Recommended X7R or X5R ceramic -50% / +35% variation across process, temperature, voltage and after aging.
3. CE capacitance is required both in internal and external ballast mode.
4. For noise filtering, add a high frequency bypass capacitance of 10 nF.
5. For applications it is recommended to implement at least 5 C_{LV} capacitances.
6. Recommended X7R capacitors. For noise filtering, add a high frequency bypass capacitance of 100 nF.
7. CB capacitance is required if only the external ballast is implemented.

4.15.2 Voltage regulators

Table 35. Linear regulator specifications

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V _{MREG}	CC	P	Main regulator output voltage	Power-up, before trimming, no load	1.14	1.22	1.30	V
	CC	P		After trimming, maximum load	1.09	1.19	1.24	
IDD _{MREG}	CC	T	Main regulator current provided to V _{DD_LV} domain The maximum current supported is the sum of the Main Regulator and the Auxiliary Regulator maximum current both regulators are working in parallel.	Internal ballast	—	—	325	mA
				External ballast	—	—	450	
IDD _{CLAMP}	CC	D	Main regulator rush current sunked from V _{DD_HV_IO_MAIN} domain during V _{DD_LV} domain loading	Power-up condition	—	—	150	mA
ΔIDD _{MREG}	CC	T	Main regulator output current variation	20 μs observation window	-100	—	100	mA
I _{MREGINT}	CC	D	Main regulator current consumption	I _{MREG} = max	—	—	17	mA
				I _{MREG} = 0 mA	—	—	—	

Table 36. Auxiliary regulator specifications

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V _{AUX}	CC	P	Aux regulator output voltage	After trimming, internal regulator mode	1.09	1.19	1.22	V
IDD _{AUX}	CC	T	Aux regulator current provided to V _{DD_LV} domain	—	—	150	mA	
ΔIDD _{AUX}	CC	T	Aux regulator current variation	20 μs observation window	-100	—	100	mA
I _{AUXINT}	CC	D	Aux regulator current consumption	I _{MREG} = max	—	—	1.1	mA
				I _{MREG} = 0 mA	—	—	1.1	

Table 37. Clamp regulator specifications

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V_{CLAMP}	CC	P	Clamp regulator output voltage	After trimming, internal regulator mode	1.18	1.22	1.33	V
$\Delta I_{DD_{CLAMP}}$	CC	T	Clamp regulator current variation	20 μ s observation window	-100	—	100	mA
$I_{CLAMPINT}$	CC	D	Clamp regulator current consumption	$I_{MREG} = 0$ mA	—	—	0.7	mA

Table 38. Standby regulator specifications

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
V_{SBY}	CC	P	Standby regulator output voltage	After trimming, maximum load	1.02	1.06	1.26	V
$I_{DD_{SBY}}$	CC	T	Standby regulator current provided to V_{DD_LV} domain	External Ballast	—	—	50	mA
				Internal Ballast	—	—	10	

4.15.3 Voltage monitors

The monitors and their associated levels for the device are given in [Table 39](#). [Figure 17](#) illustrates the workings of voltage monitoring threshold.

Figure 17. Voltage monitor threshold definition




Table 39. Voltage monitor electrical characteristics

Symbol	C	Supply/Parameter ⁽¹⁾	Conditions	Value ⁽²⁾			Unit	
				Min	Typ	Max		
PowerOn Reset HV								
V_{POR200_C}	CC	P	$V_{DD_HV_IO_MAIN}$	—	1.80	2.18	2.40	V
Minimum Voltage Detectors HV								
V_{MVD270_C}	CC	P	$V_{DD_HV_IO_MAIN}$	—	2.71	2.76	2.80	V
V_{MVD270_F}	CC	P	$V_{DD_HV_FLA}$	—	2.71	2.76	2.80	V
V_{MVD270_SBY}	CC	P	$V_{DD_HV_IO_MAIN}$ (in Standby)	—	2.68	2.76	2.84	V
Low Voltage Detectors HV								
V_{LVD290_C}	CC	P	$V_{DD_HV_IO_MAIN}$	—	2.89	2.94	2.99	V
V_{LVD290_F}	CC	P	$V_{DD_HV_FLA}$	—	2.89	2.94	2.99	V
V_{LVD290_AS}	CC	P	$V_{DD_HV_ADV}$ (ADCSAR pad)	—	2.89	2.94	2.99	V
V_{LVD290_IF}	CC	P	$V_{DD_HV_IO_FLEX}$	—	2.89	2.94	2.99	V
V_{LVD400_AS}	CC	P	$V_{DD_HV_ADV}$ (ADCSAR pad)	—	4.15	4.23	4.31	V

Table 39. Voltage monitor electrical characteristics (continued)

Symbol	C	P	Supply/Parameter ⁽¹⁾	Conditions	Value ⁽²⁾			Unit
					Min	Typ	Max	
V _{LVD400_IM}	CC	P	V _{DD_HV_IO_MAIN}	—	4.15	4.23	4.31	V
V _{LVD400_IF}	CC	P	V _{DD_HV_IO_FLEX}	—	4.15	4.23	4.31	V
High Voltage Detectors HV								
V _{HVD400_IF}	CC	P	V _{DD_HV_IO_FLEX}	—	3.68	3.75	3.82	V
Upper Voltage Detectors HV								
V _{UVD600_F}	CC	P	V _{DD_HV_FLA}	—	5.72	5.82	5.92	V
V _{UVD600_IF}	CC	P	V _{DD_HV_IO_FLEX}	—	5.72	5.82	5.92	V
PowerOn Reset LV								
V _{POR031_C}	CC	P	V _{DD_LV}	—	0.29	0.60	0.97	V
Minimum Voltage Detectors LV								
V _{MVD082_C}	CC	P	V _{DD_LV}	—	0.85	0.88	0.91	V
V _{MVD094_C}	CC	P	V _{DD_LV}	—	0.98	1.00	1.02	V
V _{MVD094_FA}	CC	P	V _{DD_LV} (Flash)	—	1.00	1.02	1.04	V
V _{MVD094_FB}	CC	P	V _{DD_LV} (Flash)	—	1.00	1.02	1.04	V
Low Voltage Detectors LV								
V _{LVD100_C}	CC	P	V _{DD_LV}	—	1.06	1.08	1.11	V
V _{LVD100_SB}	CC	P	V _{DD_LV} (In Standby)	—	0.99	1.01	1.03	V
V _{LVD100_F}	CC	P	V _{DD_LV} (Flash)	—	1.08	1.10	1.12	V
High Voltage Detectors LV								
V _{HVD134_C}	CC	P	V _{DD_LV}	—	1.28	1.31	1.33	V
Upper Voltage Detectors LV								
V _{UVD140_C}	CC	P	V _{DD_LV}	—	1.34	1.37	1.39	V
V _{UVD140_F}	CC	P	V _{DD_LV} (Flash)	—	1.34	1.37	1.39	V
Common								
T _{VMFILTER}	CC	D	Voltage monitor filter ⁽³⁾	—	5	—	25	μs

- Even if LVD/HVD monitor reaction is configurable, the application ensures that the device remains in the operative condition range, and the internal LVDx monitors are disabled by the application. Then an external voltage monitor with minimum threshold of V_{DD_LV}(min) = 1.08 V measured at the device pad, has to be implemented. For HVDx, if the application disables them, then they need to grant that V_{DD_LV} and V_{DD_HV} voltage levels stay within the limitations provided in [Section 4.2: Absolute maximum ratings](#).
- The values reported are Trimmed values, where applicable.
- See [Figure 17](#). Transitions shorter than minimum are filtered. Transitions longer than maximum are not filtered, and will be delayed by T_{VMFILTER} time. Transitions between minimum and maximum can be filtered or not filtered, according to temperature, process and voltage variations.

4.16 Flash

The following table shows the Wait State configuration.

Table 40. Wait State configuration

APC	RWSC	Frequency range (MHz)
000 ⁽¹⁾	0	f ≤ 30
	1	f ≤ 60
	2	f ≤ 90
	3	f ≤ 120
	4	f ≤ 150
	5	f ≤ 180
100 ⁽²⁾	0	f ≤ 30
	1	f ≤ 60
	2	f ≤ 90
	3	f ≤ 120
	4	f ≤ 150
	5	f ≤ 180
001 ⁽³⁾	2	55 < f ≤ 80
	3	55 < f ≤ 120
	4	55 < f ≤ 160
	5	55 < f ≤ 180

- 1. STD pipelined, no address anticipation.
- 2. No pipeline (STD + 1 Tck).
- 3. Pipeline with 1 Tck address anticipation.

The following table shows the Program/Erase Characteristics.

Table 41. Flash memory program and erase specifications

Symbol	Characteristics ⁽¹⁾⁽²⁾	Value							Unit		
		Typ ⁽³⁾	C	Initial max			Typical end of life ⁽⁴⁾	Lifetime max ⁽⁵⁾		C	
				25 °C ⁽⁶⁾	All temp ⁽⁷⁾	C		< 1 K cycles			≤ 250 K cycles
t _{dwprogram}	Double Word (64 bits) program time in Data Flash - EEPROM (partitions 2&3) [Packaged part]	43	C	130	—	—	140	500	C	μs	
t _{pprogram}	Page (256 bits) program time	72	C	240	—	—	240	1000	C	μs	

Table 41. Flash memory program and erase specifications (continued)

Symbol	Characteristics ⁽¹⁾⁽²⁾	Value								Unit	
		Typ ⁽³⁾	C	Initial max			Typical end of life ⁽⁴⁾	Lifetime max ⁽⁵⁾			C
				25 °C ⁽⁶⁾	All temp ⁽⁷⁾	C		< 1 K cycles	≤ 250 K cycles		
t _{pprogrameep}	Page (256 bits) program time Data Flash - EEPROM (partitions 2&3) [Packaged part]	83	C	264	—	—	276	1000		C	μs
t _{qprogram}	Quad Page (1024 bits) program time	220	C	1040	1200	P	850	2000		C	μs
t _{qprogrameep}	Quad Page (1024 bits) program time Data Flash - EEPROM (partitions 2&3) [Packaged part]	245	C	1140	1320	P	978	2000		C	μs
t _{16kperase}	16 KB block pre-program and erase time	190	C	450	500	P	190	1000	—	C	ms
t _{32kperase}	32 KB block pre-program and erase time	260	C	520	600	P	230	1200	—	C	ms
t _{64kperase}	64 KB block pre-program and erase time	390	C	700	750	P	420	1600	—	C	ms
t _{128kperase}	128 KB block pre-program and erase time	670	C	1300	1600	P	800	4000	—	C	ms
t _{256kperase}	256 KB block pre-program and erase time	1050	C	1800	2400	P	1600	4000	—	C	ms
t _{16kprogram}	16 KB block program time	25	C	45	50	P	40	1000	—	C	ms
t _{32kprogram}	32 KB block program time	50	C	90	100	P	75	1200	—	C	ms
t _{64kprogram}	64 KB block program time	100	C	175	200	P	150	1600	—	C	ms
t _{128kprogram}	128 KB block program time	200	C	350	430	P	300	2000	—	C	ms
t _{256kprogram}	256 KB block program time	400	C	700	850	P	590	4000	—	C	ms
t _{32kprogrameep}	Program 32 KB Data Flash - EEPROM (partition 2) [Packaged part]	60	C	105	120	P	110	1750		C	ms
t _{32keraseeep}	Erase 32 KB Data Flash - EEPROM (partition 2) [Packaged part]	345	C	700	825	P	800	3600		C	ms
t _{16kprogrameep}	Program 16 KB Data Flash - EEPROM (partition 3) [Packaged part]	30	C	52	58	P	64	1750		C	ms
t _{16keraseeep}	Erase 16 KB Data Flash - EEPROM (partition 3) [Packaged part]	220	C	495	550	P	400	3600		C	ms

Table 41. Flash memory program and erase specifications (continued)

Symbol	Characteristics ⁽¹⁾⁽²⁾	Value								Unit	
		Typ ⁽³⁾	C	Initial max		Typical end of life ⁽⁴⁾	Lifetime max ⁽⁵⁾		C		
				25 °C ⁽⁶⁾	All temp ⁽⁷⁾		C	< 1 K cycles			≤ 250 K cycles
t _{tr}	Program rate ⁽⁸⁾	2.2	C	2.8	3.40	C	2.4	—		C	s/M B
t _{pr}	Erase rate ⁽⁸⁾	4.8	C	7.2	9.6	C	6.4	—		C	s/M B
t _{trfm}	Program rate Factory Mode ⁽⁸⁾	1.12	C	1.4	1.6	C	—	—		C	s/M B
t _{erfm}	Erase rate Factory Mode ⁽⁸⁾	4.0	C	5.2	5.8	C	—	—		C	s/M B
t _{ffprogram}	Full flash programming time ⁽⁹⁾	7.5	C	11.9	14.6	P	10.3	—	—	C	s
t _{fferase}	Full flash erasing time ⁽⁹⁾	18.6	C	28.7	33.0	P	25.2	—	—	C	s
t _{ESRT}	Erase suspend request rate ⁽¹⁰⁾	200	T	—	—	—	—	—		—	µs
t _{PSRT}	Program suspend request rate ⁽¹⁰⁾	30	T	—	—	—	—	—		—	µs
t _{AMRT}	Array Integrity Check - Margin Read suspend request rate	15	T	—	—	—	—	—		—	µs
t _{PSUS}	Program suspend latency ⁽¹¹⁾	—	—	—	—	—	—	12		T	µs
t _{ESUS}	Erase suspend latency ⁽¹¹⁾	—	—	—	—	—	—	22		T	µs
t _{AIC0S}	Array Integrity Check (4.0 MB, sequential) ⁽¹²⁾	25	T	—	—	—	—	—	—	—	ms
t _{AIC256KS}	Array Integrity Check (256 KB, sequential) ⁽¹²⁾	1.5	T	—	—	—	—	—	—	—	ms
t _{AIC0P}	Array Integrity Check (4.0 MB, proprietary) ⁽¹²⁾	4.0	T	—	—	—	—	—	—	—	s
t _{MR0S}	Margin Read (4.0 MB, sequential) ⁽¹²⁾	70	T	—	—	—	—	—	—	—	ms
t _{MR256KS}	Margin Read (256 KB, sequential) ⁽¹²⁾	4.0	T	—	—	—	—	—	—	—	ms

- Characteristics are valid both for Data Flash and Code Flash, unless specified in the characteristics column.
- Actual hardware operation times; this does not include software overhead.
- Typical program and erase times assume nominal supply values and operation at 25 °C.
- Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.
- Lifetime maximum program & erase times apply across the voltages and temperatures and occur after the specified number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.
- Initial factory condition: < 100 program/erase cycles, 25 °C typical junction temperature and nominal (± 5%) supply voltages.

7. Initial maximum “All temp” program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, $-40\text{ }^{\circ}\text{C} < T_J < 150\text{ }^{\circ}\text{C}$ junction temperature and nominal ($\pm 5\%$) supply voltages.
8. Rate computed based on 256 KB sectors.
9. Only code sectors, not including EEPROM.
10. Time between suspend resume and next suspend. Value stated actually represents Min value specification.
11. Timings guaranteed by design.
12. AIC is done using system clock, thus all timing is dependent on system frequency and number of wait states. Timing in the table is calculated at max frequency.

All the Flash operations require the presence of the system clock for internal synchronization. About 50 synchronization cycles are needed: this means that the timings of the previous table can be longer if a low frequency system clock is used.

Table 42. Flash memory Life Specification

Symbol	Characteristics ^{(1) (2)}	Value				Unit
		Min	C	Typ	C	
N _{CER16K}	16 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER32K}	32 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER64K}	64 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER128K}	128 KB CODE Flash endurance	1	—	100	—	Kcycles
N _{CER256K}	256 KB CODE Flash endurance	1	—	100	—	Kcycles
	256 KB CODE Flash endurance ⁽³⁾	10	—	100	—	Kcycles
N _{DER32K}	32 KB DATA EEPROM Flash endurance	250	—	—	—	Kcycles
N _{DER16K}	16 KB HSM DATA EEPROM Flash endurance	100	—	—	—	Kcycles
t _{DR1k}	Minimum data retention Blocks with 0 - 1,000 P/E cycles	25	—	—	—	Years
t _{DR10k}	Minimum data retention Blocks with 1,001 - 10,000 P/E cycles	20	—	—	—	Years
t _{DR100k}	Minimum data retention Blocks with 10,001 - 100,000 P/E cycles	15	—	—	—	Years
t _{DR250k}	Minimum data retention Blocks with 100,001 - 250,000 P/E cycles	10	—	—	—	Years

1. Program and erase cycles supported across specified temperature specifications.
2. It is recommended that the application enables the core cache memory.
3. 10K cycles on 4-256 KB blocks is not intended for production. Reduced reliability and degraded erase time are possible.

4.17 AC Specifications

All AC timing specifications are valid up to 150 °C, except where explicitly noted.

4.17.1 Debug and calibration interface timing

4.17.1.1 JTAG interface timing

Table 43. JTAG pin AC electrical characteristics

#	Symbol	C	Characteristic	Value ^{(1),(2)}		Unit	
				Min	Max		
1	t _{JCYC}	CC	D	TCK cycle time	100	—	ns
2	t _{JDC}	CC	T	TCK clock pulse width	40	60	%
3	t _{TCKRISE}	CC	D	TCK rise and fall times (40%–70%)	—	3	ns
4	t _{TMSS} , t _{TDIS}	CC	D	TMS, TDI data setup time	5	—	ns
5	t _{TMSH} , t _{TDIH}	CC	D	TMS, TDI data hold time	5	—	ns
6	t _{TDOV}	CC	D	TCK low to TDO data valid	—	15 ⁽³⁾	ns
7	t _{TDOI}	CC	D	TCK low to TDO data invalid	0	—	ns
8	t _{TDOHZ}	CC	D	TCK low to TDO high impedance	—	15	ns
9	t _{JCMPPW}	CC	D	JCOMP assertion time	100	—	ns
10	t _{JCMPS}	CC	D	JCOMP setup time to TCK low	40	—	ns
11	t _{BSDV}	CC	D	TCK falling edge to output valid	—	600 ⁽⁴⁾	ns
12	t _{BSDVZ}	CC	D	TCK falling edge to output valid out of high impedance	—	600	ns
13	t _{BSDHZ}	CC	D	TCK falling edge to output high impedance	—	600	ns
14	t _{BSDST}	CC	D	Boundary scan input valid to TCK rising edge	15	—	ns
15	t _{BSDHT}	CC	D	TCK rising edge to boundary scan input invalid	15	—	ns

1. These specifications apply to JTAG boundary scan only. See [Table 44](#) for functional specifications.
2. JTAG timing specified at V_{DD_HV_IO_JTAG} = 4.0 to 5.5 V and max. loading per pad type as specified in the I/O section of the datasheet.
3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.

Figure 18. JTAG test clock input timing




Figure 19. JTAG test access port timing




Figure 20. JTAG JCOMP timing





Figure 21. JTAG boundary scan timing



4.17.1.2 Nexus interface timing

Table 44. Nexus debug port timing

#	Symbol	C	Characteristic	Value ⁽¹⁾		Unit	
				Min	Max		
7	t _{EVTIPW}	CC	D	EVTI pulse width	4	—	t _{CYC} ⁽²⁾
8	t _{EVTOPW}	CC	D	EVT \bar{O} pulse width	40	—	ns
9	t _{TCYC}	CC	D	TCK cycle time	2 ^{(3),(4)}	—	t _{CYC} ⁽²⁾
				Absolute minimum TCK cycle time ⁽⁵⁾ (TDO sampled on posedge of TCK)	40 ⁽⁶⁾	—	ns
				Absolute minimum TCK cycle time ⁽⁷⁾ (TDO sampled on negedge of TCK)	20 ⁽⁶⁾	—	
11	t _{NTDIS}	CC	D	TDI data setup time	5	—	ns
12	t _{NTDIH}	CC	D	TDI data hold time	5	—	ns
13	t _{NTMSS}	CC	D	TMS data setup time	5	—	ns
14	t _{NTMSH}	CC	D	TMS data hold time	5	—	ns
15	—	CC	D	TDO propagation delay from falling edge of TCK ⁽⁸⁾	—	16	ns
16	—	CC	D	TDO hold time with respect to TCK falling edge (minimum TDO propagation delay)	2.25	—	ns

1. Nexus timing specified at V_{DD_HV_IO_JTAG} = 3.0 V to 5.5 V, and maximum loading per pad type as specified in the I/O section of the data sheet.
2. t_{CYC} is system clock period.
3. Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual peripheral frequency being used. To ensure proper operation TCK frequency should be set to the peripheral frequency divided by a number greater than or equal to that specified here.
4. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the Absolute minimum TCK period specification.
5. This value is TDO propagation time 36 ns + 4 ns setup time to sampling edge.
6. This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.
7. This value is TDO propagation time 16 ns + 4 ns setup time to sampling edge.
8. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.

Figure 22. Nexus output timing




Figure 23. Nexus event trigger and test clock timings





Figure 24. Nexus TDI, TMS, TDO timing



4.17.1.3 External interrupt timing (IRQ pin)

Table 45. External interrupt timing

Characteristic	Symbol	Min	Max	Unit
IRQ Pulse Width Low	t_{IPWL}	3	—	t_{cyc}
IRQ Pulse Width High	t_{IPWH}	3	—	t_{cyc}
IRQ Edge to Edge Time ⁽¹⁾	t_{ICYC}	6	—	t_{cyc}

1. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

Figure 25. External interrupt timing





Figure 26. External interrupt timing



4.17.2 DSPI timing with CMOS pads

DSPI channel frequency support is shown in [Table 46](#).

Timing specifications are shown in the tables below.

Table 46. DSPI channel frequency support

DSPI use mode ⁽¹⁾		Max usable frequency (MHz) ^{(2),(3)}	
CMOS (Master mode)	Full duplex – Classic timing (Table 47)	DSPI_0, DSPI_1, DSPI_2, DSPI_3, DSPI_5, DSPI_6, DSPI_7	10
		DSPI_4	17
	Full duplex – Modified timing (Table 48)	DSPI_0, DSPI_1, DSPI_2, DSPI_3, DSPI_5, DSPI_6, DSPI_7	10
		DSPI_4	30
	Output only mode (SCK/SOUT/PCS) (Table 47 and Table 48)	DSPI_0, DSPI_1, DSPI_2, DSPI_3, DSPI_5, DSPI_6, DSPI_7	10
		DSPI_4	30
	Output only mode TSB mode (SCK/SOUT/PCS)	DSPI_0, DSPI_1, DSPI_2, DSPI_3, DSPI_5, DSPI_6, DSPI_7	10
		DSPI_4	30
CMOS (Slave mode Full duplex) (Table 49)		—	16

1. Each DSPI module can be configured to use different pins for the interface. Refer to the device pinout Microsoft Excel file attached to the IO_Definition document for the available combinations. It is not possible to reach the maximum performance with every possible combination of pins.
2. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.
3. Maximum usable frequency does not take into account external device propagation delay.

4.17.2.1 DSPI master mode full duplex timing with CMOS pads

4.17.2.1.1 DSPI CMOS master mode – classic timing

Note: In the following table, all output timing is worst case and includes the mismatching of rise and fall times of the output pads.

Table 47. DSPI CMOS master classic timing (full duplex and output only)
MTFE = 0, CPHA = 0 or 1

#	Symbol	C	Characteristic	Condition		Value ⁽¹⁾		Unit	
				Pad drive ⁽²⁾	Load (C _L)	Min	Max		
1	t _{SCK}	CC	D	SCK cycle time	SCK drive strength				ns
					Very strong	25 pF	59.0	—	
					Strong	50 pF	80.0	—	
					Medium	50 pF	200.0	—	
2	t _{CSC}	CC	D	PCS to SCK delay	SCK and PCS drive strength				ns
					Very strong	25 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - \frac{16}{16}$	—	
					Strong	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - \frac{16}{16}$	—	
					Medium	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - \frac{16}{16}$	—	
				PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - \frac{29}{29}$	—		
3	t _{ASC}	CC	D	After SCK delay	SCK and PCS drive strength				ns
					Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - \frac{35}{35}$	—	
					Strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - \frac{35}{35}$	—	
					Medium	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - \frac{35}{35}$	—	
				PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - \frac{35}{35}$	—		
4	t _{SDC}	CC	D	SCK duty cycle ⁽⁶⁾	SCK drive strength				ns
					Very strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	
					Strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	
					Medium	0 pF	$\frac{1}{2}t_{SCK} - 5$	$\frac{1}{2}t_{SCK} + 5$	
PCS strobe timing									
5	t _{PCSC}	CC	D	PCSx to \overline{PCSS} time ⁽⁷⁾	PCS and PCSS drive strength				ns
					Strong	25 pF	16.0	—	
6	t _{PASC}	CC	D	\overline{PCSS} to PCSx time ⁽⁷⁾	PCS and PCSS drive strength				ns
					Strong	25 pF	16.0	—	

**Table 47. DSPI CMOS master classic timing (full duplex and output only)
MTFE = 0, CPHA = 0 or 1 (continued)**

#	Symbol	C	Characteristic	Condition		Value ⁽¹⁾		Unit	
				Pad drive ⁽²⁾	Load (C _L)	Min	Max		
SIN setup time									
7	t _{SUI}	CC	D	SIN setup time to SCK ⁽⁸⁾	SCK drive strength				ns
					Very strong	25 pF	25.0	—	
					Strong	50 pF	31.0	—	
					Medium	50 pF	52.0	—	
SIN hold time									
8	t _{HI}	CC	D	SIN hold time from SCK ⁽⁸⁾	SCK drive strength				ns
					Very strong	0 pF	-1.0	—	
					Strong	0 pF	-1.0	—	
					Medium	0 pF	-1.0	—	
SOUT data valid time (after SCK edge)									
9	t _{SUO}	CC	D	SOUT data valid time from SCK ⁽⁹⁾ , (10)	SOUT and SCK drive strength				ns
					Very strong	25 pF	—	7.0	
					Strong	50 pF	—	8.0	
					Medium	50 pF	—	16.0	
SOUT data hold time (after SCK edge)									
10	t _{HO}	CC	D	SOUT data hold time after SCK ⁽⁹⁾	SOUT and SCK drive strength				ns
					Very strong	25 pF	-7.7	—	
					Strong	50 pF	-11.0	—	
					Medium	50 pF	-15.0	—	

- All timing values for output signals in this table are measured to 50% of the output voltage.
- Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- t_{sys} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{sys} = 10 ns).
- M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- PCSx and PCSS using same pad configuration.
- Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL voltage thresholds.
- SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

10. Due to timing delay, a slave could not have enough margin while sampling and only for the following DSPI4 PAD combinations: (SOUT: PAD[63] and SCK: PAD[57] or PAD[137] or PAD[161] or PAD[208]) the Tsuo values have to be increased by 2.5ns. For all the other DSPI pads combinations the Tsuo has to be increased by 1.5ns.

Figure 27. DSPI CMOS master mode — classic timing, CPHA = 0




Figure 28. DSPI CMOS master mode — classic timing, CPHA = 1





Figure 29. DSPI PCS strobe (PCSS) timing (master mode)



4.17.2.1.2 DSPI CMOS master mode — modified timing

Note: In the following table, all output timing is worst case and includes the mismatching of rise and fall times of the output pads.

Table 48. DSPI CMOS master modified timing (full duplex and output only)
MTFE = 1, CPHA = 0 or 1

#	Symbol	C	Characteristic	Condition		Value ⁽¹⁾		Unit
				Pad drive ⁽²⁾	Load (C _L)	Min	Max	
1	t _{SCK}	CC	D SCK cycle time	SCK drive strength				ns
				Very strong	25 pF	33.0	—	
				Strong	50 pF	80.0	—	
2	t _{CSC}	CC	D PCS to SCK delay	SCK and PCS drive strength				ns
				Very strong	25 pF	(N ⁽³⁾ × t _{SYS} ⁽⁴⁾) – 16	—	
				Strong	50 pF	(N ⁽³⁾ × t _{SYS} ⁽⁴⁾) – 16	—	
				Medium	50 pF	(N ⁽³⁾ × t _{SYS} ⁽⁴⁾) – 16	—	
			PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	(N ⁽³⁾ × t _{SYS} ⁽⁴⁾) – 29	—		
3	t _{ASC}	CC	D After SCK delay	SCK and PCS drive strength				ns
				Very strong	PCS = 0 pF SCK = 50 pF	(M ⁽⁵⁾ × t _{SYS} ⁽⁴⁾) – 35	—	
				Strong	PCS = 0 pF SCK = 50 pF	(M ⁽⁵⁾ × t _{SYS} ⁽⁴⁾) – 35	—	
				Medium	PCS = 0 pF SCK = 50 pF	(M ⁽⁵⁾ × t _{SYS} ⁽⁴⁾) – 35	—	
			PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	(M ⁽⁵⁾ × t _{SYS} ⁽⁴⁾) – 35	—		

**Table 48. DSPI CMOS master modified timing (full duplex and output only)
MTFE = 1, CPHA = 0 or 1 (continued)**

#	Symbol	C	Characteristic	Condition		Value ⁽¹⁾		Unit	
				Pad drive ⁽²⁾	Load (C _L)	Min	Max		
4	t _{SCK}	CC	D	SCK duty cycle ⁽⁶⁾	SCK drive strength				ns
					Very strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	
					Strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	
					Medium	0 pF	$\frac{1}{2}t_{SCK} - 5$	$\frac{1}{2}t_{SCK} + 5$	
PCS strobe timing									
5	t _{PCSC}	CC	D	PCSx to \overline{PCSS} time ⁽⁷⁾	PCS and PCSS drive strength				ns
					Strong	25 pF	16.0	—	
6	t _{PASC}	CC	D	\overline{PCSS} to PCSx time ⁽⁷⁾	PCS and PCSS drive strength				ns
					Strong	25 pF	16.0	—	
SIN setup time									
7	t _{SUI}	CC	D	SIN setup time to SCK CPHA = 0 ⁽⁸⁾	SCK drive strength				ns
					Very strong	25 pF	$25 - (P^{(9)} \times t_{SYS}^{(4)})$	—	
					Strong	50 pF	$31 - (P^{(9)} \times t_{SYS}^{(4)})$	—	
				SIN setup time to SCK CPHA = 1 ⁽⁸⁾	SCK drive strength				ns
					Very strong	25 pF	25.0	—	
					Strong	50 pF	31.0	—	
Medium	50 pF	52.0	—						
SIN hold time									
8	t _{HI}	CC	D	SIN hold time from SCK CPHA = 0 ⁽⁸⁾	SCK drive strength				ns
					Very strong	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(3)})$	—	
					Strong	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(3)})$	—	
				SIN hold time from SCK CPHA = 1 ⁽⁸⁾	SCK drive strength				ns
					Very strong	0 pF	-1.0	—	
					Strong	0 pF	-1.0	—	
Medium	0 pF	-1.0	—						

**Table 48. DSPI CMOS master modified timing (full duplex and output only)
MTE = 1, CPHA = 0 or 1 (continued)**

#	Symbol	C	Characteristic	Condition		Value ⁽¹⁾		Unit				
				Pad drive ⁽²⁾	Load (C _L)	Min	Max					
SOUT data valid time (after SCK edge)												
9	t _{SUO}	CC	D	SOUT data valid time from SCK CPHA = 0 ⁽¹⁰⁾ , ⁽¹¹⁾	SOUT and SCK drive strength				ns			
					Very strong	25 pF	—	7.0 + t _{SYS} ⁽⁴⁾				
					Strong	50 pF	—	8.0 + t _{SYS} ⁽⁴⁾				
								Medium	50 pF	—	16.0 + t _{SYS} ⁽⁴⁾	
				SOUT data valid time from SCK CPHA = 1 ⁽¹⁰⁾ ⁽¹¹⁾	SOUT and SCK drive strength						ns	
					Very strong	25 pF	—	7.0				
Strong	50 pF	—	8.0									
				Medium	50 pF	—	16.0					
SOUT data hold time (after SCK edge)												
10	t _{HO}	CC	D	SOUT data hold time after SCK CPHA = 0 ⁽¹¹⁾	SOUT and SCK drive strength				ns			
					Very strong	25 pF	-7.7 + t _{SYS} ⁽⁴⁾	—				
					Strong	50 pF	-11.0 + t _{SYS} ⁽⁴⁾	—				
								Medium	50 pF	-15.0 + t _{SYS} ⁽⁴⁾	—	
				SOUT data hold time after SCK CPHA = 1 ⁽¹¹⁾	SOUT and SCK drive strength						ns	
					Very strong	25 pF	-7.7	—				
Strong	50 pF	-11.0	—									
				Medium	50 pF	-15.0	—					

1. All timing values for output signals in this table are measured to 50% of the output voltage.
2. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
3. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
4. t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
5. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
6. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
7. PCSx and PCSS using same pad configuration.
8. Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL voltage thresholds.
9. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.



- 10. Due to timing delay, a slave could not have enough margin while sampling and only for the following DSPI4 PAD combinations: (SOUT: PAD[63] and SCK: PAD[57] or PAD[137] or PAD[161] or PAD[208]) the Tsuo values have to be increased by 2.5ns. For all the other DSPI pads combinations the Tsuo has to be increased by 1.5ns.
- 11. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

Figure 30. DSPI CMOS master mode — modified timing, CPHA = 0




Figure 31. DSPI CMOS master mode — modified timing, CPHA = 1





Figure 32. DSPI PCS strobe ($\overline{\text{PCSS}}$) timing (master mode)



4.17.2.2 Slave mode timing

Table 49. DSPI CMOS slave timing — full duplex — normal and modified transfer formats (MTFE = 0/1)

#	Symbol	C	Characteristic	Condition		Min	Max	Unit	
				Pad Drive	Load				
1	t_{SCK}	CC	D	SCK Cycle Time ⁽¹⁾	—	—	62	—	ns
2	t_{CSC}	SR	D	$\overline{\text{SS}}$ to SCK Delay ⁽¹⁾	—	—	16	—	ns
3	t_{ASC}	SR	D	SCK to $\overline{\text{SS}}$ Delay ⁽¹⁾	—	—	16	—	ns
4	t_{SDC}	CC	D	SCK Duty Cycle ⁽¹⁾	—	—	30	—	ns
5	t_{A}	CC	D	Slave Access Time ^{(1) (2) (3)} ($\overline{\text{SS}}$ active to SOUT driven)	Very strong	25 pF	—	50	ns
					Strong	50 pF	—	50	ns
					Medium	50 pF	—	60	ns
6	t_{DIS}	CC	D	Slave SOUT Disable Time ^{(1) (2) (3)} ($\overline{\text{SS}}$ inactive to SOUT High-Z or invalid)	Very strong	25 pF	—	5	ns
					Strong	50 pF	—	5	ns
					Medium	50 pF	—	10	ns
9	t_{SUI}	CC	D	Data Setup Time for Inputs ⁽¹⁾	—	—	10	—	ns
10	t_{HI}	CC	D	Data Hold Time for Inputs ⁽¹⁾	—	—	10	—	ns
11	t_{SUO}	CC	D	SOUT Valid Time ^{(1) (2) (3)} (after SCK edge)	Very strong	25 pF	—	30	ns
					Strong	50 pF	—	30	ns
					Medium	50 pF	—	50	ns
12	t_{HO}	CC	D	SOUT Hold Time ^{(1) (2) (3)} (after SCK edge)	Very strong	25 pF	2.5	—	ns
					Strong	50 pF	2.5	—	ns
					Medium	50 pF	2.5	—	ns

1. Input timing assumes an input slew rate of 1 ns (10% - 90%) and uses TTL voltage thresholds.
2. All timing values for output signals in this table, are measured to 50% of the output voltage.
3. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

Figure 33. DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 0





Figure 34. DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 1



4.17.3 Ethernet timing

The Ethernet provides both MII and RMII interfaces. The MII and RMII signals can be configured for either CMOS or TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V. Please check the device pinout details to review the packages supporting MII and RMII.

4.17.3.1 MII receive signal timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)


The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency.

Note: In the following table, all timing specifications are referenced from RX_CLK = 1.4 V to the valid input levels, 0.8 V and 2.0 V.

Table 50. MII receive signal timing

Symbol	C	Characteristic	Value		Unit
			Min	Max	
M1	CC	D	RXD[3:0], RX_DV, RX_ER to RX_CLK setup		ns
M2	CC	D	RX_CLK to RXD[3:0], RX_DV, RX_ER hold		ns
M3	CC	D	35%	65%	RX_CLK period
M4	CC	D	35%	65%	RX_CLK period

Figure 35. MII receive signal timing diagram



4.17.3.2 MII transmit signal timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This option allows the use of non-compliant MII PHYs.

Refer to the SPC584Cx and SPC58ECx 32-bit Power Architecture microcontroller *reference manual's* Ethernet chapter for details of this option and how to enable it.


Note: In the following table, all timing specifications are referenced from TX_CLK = 1.4 V to the valid output levels, 0.8 V and 2.0 V.

Table 51. MII transmit signal timing

Symbol	C	Characteristic	Value ⁽¹⁾		Unit
			Min	Max	
M5	CC	D TX_CLK to TXD[3:0], TX_EN, TX_ER invalid	5	—	ns
M6	CC	D TX_CLK to TXD[3:0], TX_EN, TX_ER valid	—	25	ns
M7	CC	D TX_CLK pulse width high	35%	65%	TX_CLK period
M8	CC	D TX_CLK pulse width low	35%	65%	TX_CLK period

1. Output parameters are valid for $C_L = 25$ pF, where C_L is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value

Figure 36. MII transmit signal timing diagram




4.17.3.3 MII async inputs signal timing (CRS and COL)

Table 52. MII async inputs signal timing

Symbol	C	Characteristic	Value		Unit
			Min	Max	
M9	CC	D CRS, COL minimum pulse width	1.5	—	TX_CLK period


Figure 37. MII async inputs timing diagram



4.17.3.4 MII and RMI serial management channel timing (MDIO and MDC)

The Ethernet functions correctly with a maximum MDC frequency of 2.5 MHz.

Figure 38. MII serial management channel timing diagram



4.17.3.5 MII and RMI serial management channel timing (MDIO and MDC)

The Ethernet functions correctly with a maximum MDC frequency of 2.5 MHz.

Note: In the following table, all timing specifications are referenced from MDC = 1.4 V (TTL levels) to the valid input and output levels, 0.8 V and 2.0 V (TTL levels). For 5 V operation, timing is referenced from MDC = 50% to 2.2 V/3.5 V input and output levels.

Table 53. MII serial management channel timing


Symbol	C	Characteristic	Value		Unit
			Min	Max	
M10	CC	D MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns
M11	CC	D MDC falling edge to MDIO output valid (max prop delay)	—	25	ns
M12	CC	D MDIO (input) to MDC rising edge setup	10	—	ns
M13	CC	D MDIO (input) to MDC rising edge hold	0	—	ns
M14	CC	D MDC pulse width high	40%	60%	MDC period
M15	CC	D MDC pulse width low	40%	60%	MDC period

Note: In the following table, all timing specifications are referenced from MDC = 1.4 V (TTL levels) to the valid input and output levels, 0.8 V and 2.0 V (TTL levels). For 5 V operation, timing is referenced from MDC = 50% to 2.2 V/3.5 V input and output levels.

Table 54. RMII serial management channel timing

Symbol	C	Characteristic	Value		Unit
			Min	Max	
M10	CC	D	MDC falling edge to MDIO output invalid (minimum propagation delay)		ns
M11	CC	D	MDC falling edge to MDIO output valid (max prop delay)		ns
M12	CC	D	MDIO (input) to MDC rising edge setup		ns
M13	CC	D	MDIO (input) to MDC rising edge hold		ns
M14	CC	D	MDC pulse width high		MDC period
M15	CC	D	MDC pulse width low		MDC period

Figure 39. MII serial management channel timing diagram



4.17.3.6 RMII receive signal timing (RXD[1:0], CRS_DV)


The receiver functions correctly up to a REF_CLK maximum frequency of 50 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency, which is half that of the REF_CLK frequency.

Note: In the following table, all timing specifications are referenced from REF_CLK = 1.4 V to the valid input levels, 0.8 V and 2.0 V.

Table 55. RMII receive signal timing

Symbol	C	Characteristic	Value		Unit
			Min	Max	
R1	CC	D	RXD[1:0], CRS_DV to REF_CLK setup		ns
R2	CC	D	REF_CLK to RXD[1:0], CRS_DV hold		ns
R3	CC	D	35%	65%	REF_CLK period
R4	CC	D	35%	65%	REF_CLK period

Figure 40. RMII receive signal timing diagram



4.17.3.7 RMII transmit signal timing (TXD[1:0], TX_EN)

The transmitter functions correctly up to a REF_CLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency, which is half that of the REF_CLK frequency.

The transmit outputs (TXD[1:0], TX_EN) can be programmed to transition from either the rising or falling edge of REF_CLK, and the timing is the same in either case. This option allows the use of non-compliant RMII PHYs.


Note: In the following table, all timing specifications are referenced from REF_CLK = 1.4 V to the valid output levels, 0.8 V and 2.0 V.

RMII transmit signal valid timing specified is considering the rise/fall time of the ref_clk on the pad as 1ns.

Table 56. RMII transmit signal timing

Symbol	C	Characteristic	Value		Unit
			Min	Max	
R5	CC	D	REF_CLK to TXD[1:0], TX_EN invalid		ns
R6	CC	D	REF_CLK to TXD[1:0], TX_EN valid		ns
R7	CC	D	35%	65%	REF_CLK period
R8	CC	D	35%	65%	REF_CLK period

Figure 41. RMII transmit signal timing diagram



4.17.4 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals.

These are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.

4.17.4.1 TxEN

Figure 42. TxEN signal





Table 57. TxEN output characteristics

Symbol	C	Characteristic ^{(1) (2)}	Value		Unit
			Min	Max	
dCCTxEN_RISE25	CC	D	—	9	ns
dCCTxEN_FALL25	CC	D	—	9	ns
dCCTxEN ₀₁	CC	D	—	25	ns
dCCTxEN ₁₀	CC	D	—	25	ns


1. TxEN pin load maximum 25 pF.
2. Pad configured as VERY STRONG.

Figure 43. TxEN signal propagation delays



4.17.4.2 TxD

Figure 44. TxD signal




Note: In the following table, specifications valid according to FlexRay EPL 3.0.1 standard with 20%–80% levels and a 10 pF load at the end of a 50 Ohm, 1 ns stripline. Please refer to the Very Strong I/O pad specifications.

Table 58. TxD output characteristics

Symbol	C	Characteristic ^{(1),(2)}	Value		Unit
			Min	Max	
dCCTxAsym	CC	D	Asymmetry of sending CC at 25 pF load (= dCCTxD _{50%} – 100 ns)		ns
dCCTxD _{RISE25} +dCCTxD _{FALL25}	CC	D	—	g ⁽⁴⁾	ns
		D	—	g ⁽⁵⁾	
dCCTxD ₀₁	CC	D	—	25	ns
dCCTxD ₁₀	CC	D	—	25	ns

1. TxD pin load maximum 25 pF.
2. Pad configured as VERY STRONG.
3. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account.
4. V_{DD_HV_IO} = 5.0 V ± 10%, Transmission line Z = 50 ohms, t_{delay} = 1 ns, C_L = 10 pF.
5. V_{DD_HV_IO} = 3.3 V ± 10%, Transmission line Z = 50 ohms, t_{delay} = 0.6 ns, C_L = 10 pF.

Figure 45. TxD Signal propagation delays



4.17.4.3 RxD

Table 59. RxD input characteristics

Symbol	C	Characteristic	Value		Unit
			Min	Max	
C_CCRxD	CC	D	—	7	pF
uCCLogic_1	CC	D	35	70	%

Table 59. RxD input characteristics (continued)

Symbol	C	D	Characteristic	Value		Unit
				Min	Max	
uCCLogic_0	CC	D	Threshold for detecting logic low	30	65	%
dCCRxD ₀₁	CC	D	Sum of delay from actual input to the D input of the first FF, rising edge	—	10	ns
dCCRxD ₁₀	CC	D	Sum of delay from actual input to the D input of the first FF, falling edge	—	10	ns
dCCRxAsymAccept15	CC	D	Acceptance of asymmetry at receiving CC with 15 pF load	-31.5	44	ns
dCCRxAsymAccept25	CC	D	Acceptance of asymmetry at receiving CC with 25 pF load	-30.5	43	ns

4.17.5 CAN timing

The following table describes the CAN timing.

Table 60. CAN timing

Symbol	C	D	Parameter	Condition	Value			Unit
					Min	Typ	Max	
t _{P(RX:TX)}	CC	D	CAN controller propagation delay time standard pads	Medium type pads 25pF load	—	—	70	ns
	CC	D		Medium type pads 50pF load	—	—	80	
	CC	D		STRONG, VERY STRONG type pads 25pF load	—	—	60	
	CC	D		STRONG, VERY STRONG type pads 50pF load	—	—	65	
t _{PLP(RX:TX)}	CC	D	CAN controller propagation delay time low power pads	Medium type pads 25pF load	—	—	90	ns
	CC	D		Medium type pads 50pF load	—	—	100	
	CC	D		STRONG, VERY STRONG type pads 25pF load	—	—	80	
	CC	D		STRONG, VERY STRONG type pads 50pF load	—	—	85	

4.17.6 UART timing

UART channel frequency support is shown in the following table.

Table 61. UART frequency support

LINFlexD clock frequency LIN_CLK (MHz)	Oversampling rate	Voting scheme	Max usable frequency (Mbaud)
80	16	3:1 majority voting	5
	8		10
	6	Limited voting on one sample with configurable sampling point	13.33
	5		16
	4		20
100	16	3:1 majority voting	6.25
	8		12.5
	6	Limited voting on one sample with configurable sampling point	16.67
	5		20
	4		25

4.17.7 I2C timing

The I²C AC timing specifications are provided in the following tables.

Note: In the following table, I2C input timing is valid for Automotive and TTL inputs levels, hysteresis enabled, and an input edge rate no slower than 1 ns (10% – 90%).

Table 62. I2C input timing specifications – SCL and SDA

No.	Symbol	C	Parameter	Value		Unit	
				Min	Max		
1	—	CC	D	Start condition hold time	2	—	PER_CLK Cycle ⁽¹⁾
2	—	CC	D	Clock low time	8	—	PER_CLK Cycle
3	—	CC	D	Bus free time between Start and Stop condition	4.7	—	µs
4	—	CC	D	Data hold time	0.0	—	ns
5	—	CC	D	Clock high time	4	—	PER_CLK Cycle
6	—	CC	D	Data setup time	0.0	—	ns
7	—	CC	D	Start condition setup time (for repeated start condition only)	2	—	PER_CLK Cycle
8	—	CC	D	Stop condition setup time	2	—	PER_CLK Cycle

1. PER_CLK is the SoC peripheral clock, which drives the I²C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.

Note: In the following table:

- All output timing is worst case and includes the mismatching of rise and fall times of the output pads.




- Output parameters are valid for $CL = 25\text{ pF}$, where CL is the external load to the device (lumped). The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.
- Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- Programming the IBFD register (I2C bus Frequency Divider) with the maximum frequency results in the minimum output timings listed. The I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the pre-scale and division values programmed in the IBC field of the IBFD register.

Table 63. I2C output timing specifications — SCL and SDA

No.	Symbol	C	Parameter	Value		Unit	
				Min	Max		
1	—	CC	D	Start condition hold time	6	—	PER_CLK Cycle ⁽¹⁾
2	—	CC	D	Clock low time	10	—	PER_CLK Cycle
3	—	CC	D	Bus free time between Start and Stop condition	4.7	—	μs
4	—	CC	D	Data hold time	7	—	PER_CLK Cycle
5	—	CC	D	Clock high time	10	—	PER_CLK Cycle
6	—	CC	D	Data setup time	2	—	PER_CLK Cycle
7	—	CC	D	Start condition setup time (for repeated start condition only)	20	—	PER_CLK Cycle
8	—	CC	D	Stop condition setup time	10	—	PER_CLK Cycle

1. PER_CLK is the SoC peripheral clock, which drives the I²C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.

Figure 46. I²C input/output timing



5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

The following table lists the case numbers for SPC584Cx and SPC58ECx.

Table 64. Package case numbers

Package type	Device type
eTQFP64	Production
eTQFP100	Production
eTQFP144	Production
eLQFP176	Production
FPBGA292	Production

5.1 eTQFP64 package information

Refer to [Section 5.1.1: Package mechanical drawings and data information](#) for full description of below figures and table notes.

Figure 47. eTQFP64 package outline




Figure 48. eTQFP64 section A-A




Figure 49. eTQFP64 section B-B




Table 65. eTQFP64 package mechanical data

Symbol	Dimensions ^{(7),(17)}		
	Min.	Typ.	Max.
Θ	0°	3.5°	7°
Θ_1	0°	—	—
Θ_2	10°	12°	14°
Θ_3	10°	12°	14°
A ⁽¹⁵⁾	—	—	1.20
A1 ⁽¹²⁾	0.05	—	0.15
A2 ⁽¹⁵⁾	0.95	1.00	1.05
b ^{(8),(9),(11)}	0.17	0.22	0.27
b1 ⁽¹¹⁾	0.17	0.20	0.23
c ⁽¹¹⁾	0.09	—	0.20
c1 ⁽¹¹⁾	0.09	—	0.16
D ⁽⁴⁾	12 BSC		
D1 ^{(2),(5)}	10 BSC		
D2 ⁽¹³⁾	—	—	6.93
D3 ⁽¹⁴⁾	5.25	—	—
e	0.50 BSC		
E ⁽⁴⁾	12 BSC		
E1 ^{(2),(5)}	10 BSC		
E2 ⁽¹³⁾	—	—	6.93
E3 ⁽¹⁴⁾	5.25	—	—
L	0.45	0.60	0.75
L1	1 REF		
N ⁽¹⁶⁾	64		
R1	0.08	—	—
R2	0.08	—	0.20
S	0.20	—	—
aaa ^{(1),(18)}	0.20		
bbb ^{(1),(18)}	0.20		
ccc ^{(1),(18)}	0.08		
ddd ^{(1),(18)}	0.08		

5.1.1 Package mechanical drawings and data information

The following notes are related to [Figure 47](#), [Figure 48](#), [Figure 49](#) and [Table 65](#):

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All dimensions are in millimeter except where explicitly noted.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC584Cx and SPC58ECx is as [Figure 50](#). End user should verify D2 and E2 dimensions according to the specific device application.
14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
16. "N" is the max number of terminal positions for the specified body size.
17. Critical dimensions:
 - a) Stand-Off
 - b) Overall Width
 - c) Lead Coplanarity
18. For symbols, recommended values and tolerances, see [Table 66](#).
19. Notch may be present in this area (MAX 1.5 mm square) if center top gate molding technology is applied. Resin gate residual not protruding out of package top surface.

Figure 50. eTQFP64 leadframe pad design




Table 66. eTQFP64 symbol definitions

Symbol	Definition	Notes
aaa	The tolerance that controls the position of the terminal pattern with respect to Datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to Datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	—
ccc	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly know as the “coplanarity” of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by “b”.

5.2 eTQFP100 package information

Refer to [Section 5.2.1: Package mechanical drawings and data information](#) for full description of below figures and table notes.

Figure 52. eTQFP100 section A-A




Figure 53. eTQFP100 section B-B




Table 67. eTQFP100 package mechanical data

Symbol	Dimensions ^{(7),(17)}		
	Min.	Typ.	Max.
θ	0°	3.5°	7°
θ_1	0°	—	—
θ_2	10°	12°	14°
θ_3	10°	12°	14°
A ⁽¹⁵⁾	—	—	1.20
A1 ⁽¹²⁾	0.05	—	0.15
A2 ⁽¹⁵⁾	0.95	1.00	1.05
b ^{(8),(9),(11)}	0.17	0.22	0.27
b1 ⁽¹¹⁾	0.17	0.20	0.23
c ⁽¹¹⁾	0.09	—	0.20
c1 ⁽¹¹⁾	0.09	—	0.16
D ⁽⁴⁾	16.00 BSC		
D1 ^{(2),(5)}	14.00 BSC		
D2 ⁽¹³⁾	—	—	6.77
D3 ⁽¹⁴⁾	5.10	—	—
e	0.50 BSC		
E ⁽⁴⁾	16.00 BSC		
E1 ^{(2),(5)}	14.00 BSC		
E2 ⁽¹³⁾	—	—	6.77
E3 ⁽¹⁴⁾	5.10	—	—
L	0.45	0.60	0.75
L1	1.00 REF		
N ⁽¹⁶⁾	100		
R1	0.08	—	—
R2	0.08	—	0.20
S	0.20	—	—
aaa ^{(1),(18)}	0.20		
bbb ^{(1),(18)}	0.20		
ccc ^{(1),(18)}	0.08		
ddd ^{(1),(18)}	0.08		

5.2.1 Package mechanical drawings and data information

The following notes are related to [Figure 51](#), [Figure 52](#), [Figure 53](#) and [Table 67](#):

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All dimensions are in millimeter except where explicitly noted.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC584Cx and SPC58ECx is as [Figure 54](#). End user should verify D2 and E2 dimensions according to the specific device application.
14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
16. "N" is the max number of terminal positions for the specified body size.
17. Critical dimensions:
 - a) Stand-Off
 - b) Overall Width
 - c) Lead Coplanarity
18. For symbols, recommended values and tolerances, see [Table 68](#).
19. Notch may be present in this area (MAX 2.0 mm square) if center top gate molding technology is applied. Resin gate residual not protruding out of package top surface.

Figure 54. eTQFP100 leadframe pad design




Table 68. eTQFP100 symbol definitions

Symbol	Definition	Notes
aaa	The tolerance that controls the position of the terminal pattern with respect to Datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to Datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	—
ccc	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly known as the “coplanarity” of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by “b”.

5.3 eTQFP144 package information

Refer to [Section 5.3.1: Package mechanical drawings and data information](#) for full description of below figures and table notes.

Figure 55. eTQFP144 package outline




Figure 56. eTQFP144 section A-A




Figure 57. eTQFP144 section B-B




Table 69. eTQFP144 package mechanical data

Symbol	Dimensions ^{(7),(17)}		
	Min.	Typ.	Max.
θ	0.0°	3.5°	7.0°
θ_1	0.0°	—	—
θ_2	10.0°	12.0°	14.0°
θ_3	10.0°	12.0°	14.0°
A ⁽¹⁵⁾	—	—	1.20
A1 ⁽¹²⁾	0.05	—	0.15
A2 ⁽¹⁵⁾	0.95	1.00	1.05
b ^{(8),(9),(11)}	0.17	0.22	0.27
b1 ⁽¹¹⁾	0.17	0.20	0.23
c ⁽¹¹⁾	0.09	—	0.20
c1 ⁽¹¹⁾	0.09	—	0.16
D ⁽⁴⁾	—	22.00 BSC	—
D1 ^{(2),(5)}	—	20.00 BSC	—
D2 ⁽¹³⁾	—	—	6.76
D3 ⁽¹⁴⁾	5.10	—	—
E ⁽⁴⁾	—	22.00 BSC	—
E1 ^{(2),(5)}	—	20.00 BSC	—
E2 ⁽¹³⁾	—	—	6.76
E3 ⁽¹⁴⁾	5.10	—	—
e	0.50 BSC		
L	0.45	0.60	0.75
L1	—	1.00 REF	—
N ⁽¹⁶⁾	144		
R1	0.08	—	—
R2	0.08	—	0.20
S	0.20	—	—
aaa ^{(1),(18)}	0.20		
bbb ^{(1),(18)}	0.20		
ccc ^{(1),(18)}	0.08		
ddd ^{(1),(18)}	0.08		

5.3.1 Package mechanical drawings and data information

The following notes are related to [Figure 55](#), [Figure 56](#), [Figure 57](#) and [Table 69](#):

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All dimensions are in millimeter except where explicitly noted.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC584Cx and SPC58ECx is as [Figure 58](#). End user should verify D2 and E2 dimensions according to the specific device application.
14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
16. "N" is the max number of terminal positions for the specified body size.
17. Critical dimensions:
 - a) Stand-Off
 - b) Overall Width
 - c) Lead Coplanarity
18. For symbols, recommended values and tolerances, see [Table 70](#).

Figure 58. eTQFP144 leadframe pad design




Table 70. eTQFP144 symbol definitions

Symbol	Definition	Notes
aaa	The tolerance that controls the position of the terminal pattern with respect to Datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to Datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	—
ccc	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly known as the “coplanarity” of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by “b”.

5.4 eLQFP176 package information

Refer to [Section 5.4.1: Package mechanical drawings and data information](#) for full description of below figures and table notes.

Figure 59. eLQFP176 package outline




Figure 60. eLQFP176 section A-A




Figure 61. eLQFP176 section B-B




Table 71. eLQFP176 package mechanical data

Symbol	Dimensions ^{(7),(17)}		
	Min.	Nom.	Max.
Θ	0°	3.5°	7°
$\Theta 1$	0°	—	—
$\Theta 2$	10°	12°	14°
$\Theta 3$	10°	12°	14°
A ⁽¹⁵⁾	—	—	1.60
A1 ⁽¹²⁾	0.05	—	0.15
A2 ⁽¹⁵⁾	1.35	1.40	1.45
b ^{(8),(9),(11)}	0.17	0.22	0.27
b1 ⁽¹¹⁾	0.17	0.20	0.23
c ⁽¹¹⁾	0.09	—	0.20
c1 ⁽¹¹⁾	0.09	—	0.16
D ⁽⁴⁾	26.00 BSC		
D1 ^{(2),(5)}	24.00 BSC		
D2 ⁽¹³⁾	—	—	7.77
D3 ⁽¹⁴⁾	6.10	—	—
e	0.50 BSC		
E ⁽⁴⁾	26.00 BSC		
E1 ^{(2),(5)}	24.00 BSC		
E2 ⁽¹³⁾	—	—	7.77
E3 ⁽¹⁴⁾	6.10	—	—
L	0.45	0.60	0.75
L1	1.00 REF		
N ⁽¹⁶⁾	176		
R1	0.08	—	—
R2	0.08	—	0.20
S	0.20	—	—
aaa ^{(1),(18)}	0.20		
bbb ^{(1),(18)}	0.20		
ccc ^{(1),(18)}	0.08		
ddd ^{(1),(18)}	0.08		

5.4.1 Package mechanical drawings and data information

The following notes are related to [Figure 59](#), [Figure 60](#), [Figure 61](#) and [Table 71](#):

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All dimensions are in millimeter except where explicitly noted.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC584Cx and SPC58ECx is as [Figure 62](#). End user should verify D2 and E2 dimensions according to the specific device application.
14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
16. "N" is the max number of terminal positions for the specified body size.
17. Critical dimensions:
 - a) Stand-Off
 - b) Overall Width
 - c) Lead Coplanarity
18. For symbols, recommended values and tolerances, see [Table 72](#).

Figure 62. eLQFP176 leadframe pad design




Table 72. eLQFP176 symbol definitions

Symbol	Definition	Notes
aaa	The tolerance that controls the position of the terminal pattern with respect to Datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to Datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	—
ccc	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly know as the “coplanarity” of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by “b”.

5.5 FPBGA292 package information

Refer to [Section 5.5.1: Package mechanical drawings and data information](#) for full description of below figures and table notes.

Figure 63. FPBGA292 package outline




Table 73. FPBGA292 package mechanical data

Symbol	Dimensions (in millimeter)		
	Min.	Typ.	Max.
A ⁽¹⁾	–	–	1.8
A1	0.35	–	–

Table 73. FPBGA292 package mechanical data (continued)

Symbol	Dimensions (in millimeter)		
	Min.	Typ.	Max.
A2	–	0.53	–
A4	–	–	0.80
D	16.85	17.00	17.15
D1	–	15.20	–
E	16.85	17.00	17.15
E1	–	15.20	–
e	–	0.80	–
b ⁽²⁾	0.50	0.55	0.60
Z	–	0.90	–
aaa	–	–	0.15
bbb	–	–	0.10
ddd ⁽³⁾	–	–	0.12
eee ⁽⁴⁾	–	–	0.15
fff ⁽⁵⁾	–	–	0.08

5.5.1 Package mechanical drawings and data information

The following notes are related to [Figure 63](#) and [Table 73](#):

- FPBGA stands for Fine Pitch Plastic Ball Grid Array.
 Fine pitch: e < 1.00 mm pitch.
 Low Profile: The total profile height (Dim A) is measured from the seating plane to the top of the component.
 The maximum total package height is calculated by the following methodology (tolerance values):

$$A_{max} = A_1(TYP) + A_2(TYP) + A_4(TYP) + \sqrt{(A_1)^2 + (A_2)^2 + (A_4)^2}$$

- The typical ball diameter before mounting is 0.55mm.
- Ref. JEDEC MO_219G_BGA Low Profile, Fine Pitch Ball Grid Array Family, 0.80MM Pitch (SQ. & RECT.)
- The tolerance of position that controls the location of the pattern of balls with respect to datums A and B. For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datums A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.
- The tolerance of position that controls the location of the balls within the matrix with respect to each other. For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained entirely in the respective zone eee above. The axis of each ball must lie simultaneously in both tolerance zones.

6. The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug. A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

5.6 Package thermal characteristics

The following tables describe the thermal characteristics of the device. The parameters in this chapter have been evaluated by considering the device consumption configuration reported in the [Section 4.7: Device consumption](#).

5.6.1 eTQFP64

Table 74. Thermal characteristics for 64 exposed pad eTQFP package

Symbol	C	D	Parameter ⁽¹⁾	Conditions	Value	Unit
R _{θJA}	CC	D	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p) (External Ballast)	26.1	°C/W
				Four layer board (2s2p) (Internal Ballast)	28.6	
R _{θJB}	CC	D	Junction-to-board ⁽³⁾	External Ballast	6.9	°C/W
				Internal Ballast	9.9	
R _{θJCTop}	CC	D	Junction-to-case top ⁽⁴⁾	External Ballast	8.6	°C/W
				Internal Ballast	11.8	
R _{θJCbottm}	CC	D	Junction-to-case bottom ⁽⁵⁾	External Ballast	1	°C/W
				Internal Ballast	4	
Ψ _{JT}	CC	D	Junction-to-package top ⁽⁶⁾	Natural convection (External Ballast)	1	°C/W
				Natural convection (Internal Ballast)	3.6	

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

5.6.2 eTQFP100

Table 75. Thermal characteristics for 100 exposed pad eTQFP package

Symbol	C	D	Parameter ⁽¹⁾	Conditions	Value	Unit
R _{θJA}	CC	D	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p) (External Ballast)	25.8	°C/W
				Four layer board (2s2p) (Internal Ballast)	28.5	

Table 75. Thermal characteristics for 100 exposed pad eTQFP package (continued)

Symbol		C	Parameter ⁽¹⁾	Conditions	Value	Unit
R _{θJB}	CC	D	Junction-to-board ⁽³⁾	External Ballast	9.5	°C/W
				Internal Ballast	12.7	
R _{θJctop}	CC	D	Junction-to-case top ⁽⁴⁾	External Ballast	8.6	°C/W
				Internal Ballast	11.9	
R _{θJcbottom}	CC	D	Junction-to-case bottom ⁽⁵⁾	External Ballast	1	°C/W
				Internal Ballast	4	
Ψ _{JT}	CC	D	Junction-to-package top ⁽⁶⁾	Natural convection (External Ballast)	1	°C/W
				Internal Ballast	3.6	

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

5.6.3 eTQFP144

Table 76. Thermal characteristics for 144 exposed pad eTQFP package

Symbol		C	Parameter ⁽¹⁾	Conditions	Value	Unit
R _{θJA}	CC	D	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p) (External Ballast)	25.5	°C/W
				Four layer board (2s2p) (Internal Ballast)	28.2	
R _{θJB}	CC	D	Junction-to-board ⁽³⁾	External Ballast	10.2	°C/W
				Internal Ballast	13.4	
R _{θJctop}	CC	D	Junction-to-case top ⁽⁴⁾	External Ballast	8.7	°C/W
				Internal Ballast	12	
R _{θJcbottom}	CC	D	Junction-to-case bottom ⁽⁵⁾	External Ballast	1	°C/W
				Internal Ballast	4	
Ψ _{JT}	CC	D	Junction-to-package top ⁽⁶⁾	Natural convection (External Ballast)	1	°C/W
				Natural convection (Internal Ballast)	3.6	

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

5.6.4 LQFP176

Table 77. Thermal characteristics for 176 exposed pad LQFP package

Symbol	C	D	Parameter ⁽¹⁾	Conditions	Value	Unit
R _{θJA}	CC	D	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p) (External Ballast)	24	°C/W
				Four layer board (2s2p) (Internal Ballast)	26.1	
R _{θJB}	CC	D	Junction-to-board ⁽³⁾	External Ballast	10.9	°C/W
				Internal Ballast	13.9	
R _{θJctop}	CC	D	Junction-to-case top ⁽⁴⁾	External Ballast	10.2	°C/W
				Internal Ballast	13.2	
R _{θJcbottom}	CC	D	Junction-to-case bottom ⁽⁵⁾	External Ballast	1	°C/W
				Internal Ballast	3.7	
Ψ _{JT}	CC	D	Junction-to-package top ⁽⁶⁾	Natural convection External Ballast	1	°C/W
				Internal Ballast	3.5	

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

5.6.5 FPBGA292

Table 78. Thermal characteristics for 292-pin FPBGA

Symbol	C	D	Parameter ⁽¹⁾	Conditions	Value	Unit
R _{θJA}	CC	D	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p) (External Ballast)	24.4	°C/W
R _{θJB}	CC	D	Junction-to-board ⁽³⁾	External Ballast	13	°C/W
R _{θJC}	CC	D	Junction-to-case ⁽⁴⁾	External Ballast	9	°C/W
Ψ _{JT}	CC	D	Junction-to-package top ⁽⁵⁾	Natural convection (External Ballast)	1.1	°C/W

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-6 with the board (JESD51-9) horizontal.
3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
5. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

5.6.6 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

Equation 1

$$T_J = T_A + (R_{\theta JA} * P_D)$$

where:

T_A = ambient temperature for the package (°C)

R_{θJA} = junction-to-ambient thermal resistance (°C/W)

P_D = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The differences between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leaves the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm²

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

Equation 2

$$T_J = T_B + (R_{\theta JB} * P_D)$$

where:

T_B = board temperature for the package perimeter (°C)

$R_{\theta JB}$ = junction-to-board thermal resistance (°C/W) per JESD51-8

P_D = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

Equation 3

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

$R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

$R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

$R_{\theta JC}$ is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit

board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models can be generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

Equation 4

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

T_T = thermocouple temperature on top of the package (°C)

Ψ_{JT} = thermal characterization parameter (°C/W)

P_D = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter (Ψ_{JPB}) to determine the junction temperature by measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

Equation 5

$$T_J = T_B + (\Psi_{JPB} \times P_D)$$

where:


T_T = thermocouple temperature on bottom of the package (°C)

Ψ_{JT} = thermal characterization parameter (°C/W)

P_D = power dissipation in the package (W)

6 Ordering information

Figure 64. Commercial product scheme



Note: Please contact your ST sales office to ask for the availability of a particular commercial product.

Features (for instance, flash, RAM or peripherals) not included in the commercial product cannot be used.

ST cannot be called to take any liability for features used outside the commercial product.

Table 79. Code Flash Options FOTA (KByte)

SPC58xC80 (4M)	SPC58xC74 (3M) ⁽¹⁾	SPC58xC70 (2M) ⁽¹⁾	Partition	Start address	End address
16	16	16	1	0x00FC0000	0x00FC3FFF
16	16	16	0	0x00FC4000	0x00FC7FFF
16	16	16	1	0x00FC8000	0x00FCBFFF
16	16	16	0	0x00FCC000	0x00FCFFFF
32	32	32	0	0x00FD0000	0x00FD7FFF
32	32	32	1	0x00FD8000	0x00FDFFFF
64	64	64	0	0x00FE0000	0x00FEFFFF
64	64	64	0	0x00FF0000	0x00FFFFFF
128	128	128	0	0x01000000	0x0101FFFF
128	128	128	1	0x01020000	0x0103FFFF
256	256	256	0	0x01040000	0x0107FFFF
256	256	256	0	0x01080000	0x010BFFFF
256	256	256	0	0x010C0000	0x010FFFFFFF
256	256	NA	0	0x01100000	0x0113FFFF
256	256	NA	0	0x01140000	0x0117FFFF
256	NA	NA	0	0x01180000	0x011BFFFF
256	NA	NA	0	0x011C0000	0x011FFFFFFF
256	256	256	1	0x01200000	0x0123FFFF
256	256	256	1	0x01240000	0x0127FFFF
256	256	256	1	0x01280000	0x012BFFFF
256	256	NA	1	0x012C0000	0x012FFFFFFF
256	256	NA	1	0x01300000	0x0133FFFF
256	NA	NA	1	0x01340000	0x0137FFFF
256	NA	NA	1	0x01380000	0x013BFFFF

1. The user must use this mapping without mixing it with the Contiguous one in [Table 80](#).

Table 80. Code Flash Options contiguous (KByte)

SPC58xC80 (4M)	SPC58xC74 (3M) ⁽¹⁾	SPC58xC70 (2M) ⁽¹⁾	Partition	Start address	End address
16	16	16	1	0x00FC0000	0x00FC3FFF
16	16	16	0	0x00FC4000	0x00FC7FFF
16	16	16	1	0x00FC8000	0x00FCBFFF
16	16	16	0	0x00FCC000	0x00FCFFFF
32	32	32	0	0x00FD0000	0x00FD7FFF

Table 80. Code Flash Options contiguous (KByte) (continued)

SPC58xC80 (4M)	SPC58xC74 (3M) ⁽¹⁾	SPC58xC70 (2M) ⁽¹⁾	Partition	Start address	End address
32	32	32	1	0x00FD8000	0x00FDFFFF
64	64	64	0	0x00FE0000	0x00FEFFFF
64	64	64	0	0x00FF0000	0x00FFFFFF
128	128	128	0	0x01000000	0x0101FFFF
128	128	128	1	0x01020000	0x0103FFFF
256	256	256	0	0x01040000	0x0107FFFF
256	256	256	0	0x01080000	0x010BFFFF
256	256	256	0	0x010C0000	0x010FFFFFF
256	256	256	0	0x01100000	0x0113FFFF
256	256	256	0	0x01140000	0x0117FFFF
256	256	256	0	0x01180000	0x011BFFFF
256	256	NA	0	0x011C0000	0x011FFFFFF
256	256	NA	1	0x01200000	0x0123FFFF
256	256	NA	1	0x01240000	0x0127FFFF
256	256	NA	1	0x01280000	0x012BFFFF
256	NA	NA	1	0x012C0000	0x012FFFFFF
256	NA	NA	1	0x01300000	0x0133FFFF
256	NA	NA	1	0x01340000	0x0137FFFF
256	NA	NA	1	0x01380000	0x013BFFFF

1. The user must use this mapping without mixing it with the FOTA one in [Table 79](#).



Table 81. RAM options

SPC58EC80	SPC584C80	SPC58EC74	SPC584C74	SPC58EC70	SPC584C70	Type	Start address	End address
512 ⁽¹⁾	384 ⁽¹⁾	416 ⁽¹⁾	320 ⁽¹⁾	320 ⁽¹⁾	256 ⁽¹⁾			
8	8	8	8	8	8	PRAMC_2 (STBY)	0x400A8000	0x400A9FFF
24	24	24	24	24	24	PRAMC_2 (STBY)	0x400AA000	0x400AFFFF
160	160	160	160	160	160	PRAMC_2 (STBY)	0x400B0000	0x400D7FFF
64	64	64	64	NA	NA	PRAMC_2 (STBY)	0x400D8000	0x400E7FFF
32	32	32	NA	NA	NA	PRAMC_3	0x400E8000	0x400EFFFF
32	32	NA	NA	NA	NA	PRAMC_3	0x400F0000	0x400F7FFF
63,75	NA	NA	NA	NA	NA	PRAMC_3	0x400F8000	0x40107EFF
0,25	0,25	0,25	0,25	0,25	0,25	PRAMC_3	0x40107F00	0x40107FFF
64	NA	64	NA	64	NA	D-MEM CPU_0	0x50800000	0x5080FFFF
64	64	64	64	64	64	D-MEM CPU_2	0x52800000	0x5280FFFF

1. RAM size is the sum of TCM and SRAM.

7 Revision history

Table 82. Document revision history

Date	Revision	Changes
13-May-2016	1	Initial version.
07-June-2016	2	Added Microsoft Excel® workbook file attached to this document version 5.0 (dated 14 April 2016). For details on the changes, refer to the sheet "Revision History".
24-Mar-2017	3	<p><i>Chapter 3: Electrical characteristics</i></p> <p><i>Section 4.1: Introduction:</i></p> <ul style="list-style-type: none"> – Removed text “The IPs and...for the details”. – Removed the two notes. <p><i>Section 4.2: Absolute maximum ratings</i></p> <ul style="list-style-type: none"> – Added text “Exposure to absolute ... reliability” – Added text “even momentarily” <p><i>Table 4: Absolute maximum ratings:</i></p> <ul style="list-style-type: none"> – Updated values in conditions column. – Added parameter T_{TRIN} – For parameter “T_{STG}”, maximum value updated from “175” to “125” – Added new parameter “T_{PAS}” – For parameter “I_{INJ}”, description updated from “maximum...PAD” to “maximum DC...pad” <p><i>Section 4.3: Operating conditions:</i></p> <p><i>Table 5: Operating conditions:</i></p> <ul style="list-style-type: none"> – Added footnote “The maximum number...” to parameter F_{SYS}. – For parameter “V_{DD_LV}”, changed the classification from “D” to “P” <p><i>Table 7: Device supply relation during power-up/power-down sequence:</i> Parameter “V_{DD_LV}” removed</p> <p>Renamed “Wait State configuration” table to <i>Table 6: PRAM wait states configuration</i></p> <p><i>Section 4.7: Device consumption:</i></p> <p><i>Table 8: Device consumption:</i> Values updated for the following parameters:</p> <ul style="list-style-type: none"> – Max value of “$IDD_MAIN_CORE_AC$” updated to “50” – Min and Max value of “$IDDHALT$” updated from “74” and “115” to “71” and “100” respectively – Min and Max value of “$IDDSTOP$” updated from “18” and “45” to “15” and “30” respectively <p><i>Section 4.8: I/O pad specification:</i></p> <ul style="list-style-type: none"> – Replaced all occurrences of “50 pF load” with “CL=50pF”. – Removed note “The external ballast...” <p><i>Section 4.8.2: I/O output DC characteristics:</i> Added note “10%/90% is the....”</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
24-Mar-2017	3 (cont'd)	<p><i>Table 13: WEAK/SLOW I/O output characteristics:</i></p> <ul style="list-style-type: none"> – For parameter “F_{max_W}”, updated condition “25 pF load” to “CL=25pF” – For parameter “t_{TR_S}”, changed min value (25 pF load) from “4” to “3” – Changed min value (50 pF load) from “6” to “5” <p><i>Table 10: I/O pad specification descriptions:</i> Description of “Standby pads” updated from “Some pads are...weak-pull currents” to “These pads are...CMOS threshold”</p> <p><i>Table 15: STRONG/FAST I/O output characteristics:</i> Parameter “I_{DCMAX_S}” updated:</p> <ul style="list-style-type: none"> – Condition added “V_{DD}=5V±10% Condition added “V_{DD}=3.3V±10%” – Max value updated to 5.5mA <p><i>Table 17: I/O consumption:</i> Updated all the max values of parameters I_{DYN_W} and I_{DYN_M}</p> <p><i>Section 3.9: Reset pad (PORST) electrical characteristics:</i></p> <p><i>Table 19: Reset Pad state during power-up and reset:</i> Added this table.</p> <p><i>Section 3.10: PLLs:</i></p> <p><i>Table 20: PLL0 electrical characteristics:</i></p> <ul style="list-style-type: none"> – Classification of parameter “I_{PLL0}” changed from “C” to “T”. – Footnote “Jitter values...CLKOUT pin” added for parameters: <ul style="list-style-type: none"> Δ_{PLL0PHI0SPJ} Δ_{PLL0PHI1SPJ} Δ_{PLL0LTJ} <p><i>Table 21: PLL1 electrical characteristics:</i></p> <ul style="list-style-type: none"> – Classification of parameter “I_{PLL1}” changed from “C” to “T”. – Footnote “Jitter values...CLKOUT pin” added for parameter “ Δ_{PLL1PHI0SPJ} ” <p><i>Section 4.11: Oscillators:</i></p> <p>Renamed section “RC oscillator 1024 kHz” to <i>Section 4.11.4: Low power RC oscillator</i></p> <p><i>Table 22: External 40 MHz oscillator electrical specifications:</i></p> <ul style="list-style-type: none"> – Classification for parameters “C_{S_EXTAL}” and “C_{S_EXTAL}” changed from “T” to “D”. – Updated classification, conditions, min and max values for parameter “g_m”. – For parameters “C_{S_EXTAL}” and “C_{S_EXTAL}”, text “QFP” and “BGA” removed. Only QFP values remain. – Min and Max value of parameters C_{S_EXTAL} updated from “1.5” and “3.2” to “3” and “7” respectively. – Min and Max value of parameters C_{S_XTAL} updated from “1.5” and “3.2” to “3” and “7” respectively. – For parameter “g_m”, classification changed from “D” to “P” for frequency “15-20 MHz” – For parameter “g_m”, classification changed from “P” to “D” for frequency “20-25 MHz”

Table 82. Document revision history (continued)

Date	Revision	Changes
24-Mar-2017	3 (cont'd)	<p><i>Table 24: Internal RC oscillator electrical specifications:</i></p> <ul style="list-style-type: none"> – For parameter “I_{FIRC}”, replaced max value of 300 with 600 and added footnote to the description. – Min, Typ and Max value of “δf_{var_SW}” updated from “-1”, “-”, “1” to “-0.5”, “± 0.3” and “0.5” respectively. <p><i>Table 23: 32 kHz External Slow Oscillator electrical specifications:</i> For parameter “gmsxosc”, changed the classification to “P”.</p> <p><i>Table 25: 1024 kHz internal RC oscillator electrical characteristics:</i> For parameter “δf_{var_T}”, and “δf_{var_V}” changed the classification to “P”.</p> <p><i>Section 4.12: ADC system:</i></p> <p><i>Table 26: ADC pin specification:</i></p> <ul style="list-style-type: none"> – For I_{LKG}, changed condition “C” to “—”. – Added table footnote “This parameter ...3 dB less” to parameters - SNR_{DIFF150}, SNR_{DIFF333}, and SNR_{SE150} – Added footnote “When using a GAIN ... resolution of 15 bits” to parameter “RESOLUTION”. – Added footnote “Conversion offset ... offset error” to parameter V_{OFFSET}. – Removed footnote “SNR value guaranteed ... frequency range” from parameters - SNR_{DIFF150} and SNR_{DIFF333}. – In V_{cmrr}, changed “SR” to “CC” and “D” to “T” – Changed min value from “1.5” to “—” in parameter “I_{ADV_D}” – Changed min value from “3” to “—” in parameter “ΣI_{ADR_D}”. – Added footnote “Consumption is given ... set-up” to parameter “ΣI_{ADR_D}” – Removed footnote “Sampling is f_{ADCD_M/2}” – Updated footnote “S/D ADC is ...12 dB” <p><i>Table 27: SARn ADC electrical specification:</i></p> <ul style="list-style-type: none"> – Classification for parameter “I_{ADCREFH}” changed from “C” to “T”. – For parameter f_{ADCK} (High frequency mode), changed min value from “7.5” to “> 13.33”. – Deleted footnote “Values are subject to change (possibly improved to ± 2 LSB) after characterization” <p><i>Table 28: ADC-Comparator electrical specification:</i></p> <ul style="list-style-type: none"> – Classification for parameter “I_{ADCREFH}” changed from “C” to “T” – Removed table footnote “Values are subject to change (possibly improved to ± 2 LSB) after characterization” <p>Updated <i>Figure 8: Input equivalent circuit (Fast SARn and SARb channels)</i></p> <p><i>Section 3.13: Temperature sensor:</i></p> <p><i>Table 29: Temperature sensor electrical characteristics:</i> For “temperature monitoring range”, classification removed (was C)</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
24-Mar-2017	3 (cont'd)	<p><i>Section 4.14: LFAST pad electrical characteristics:</i> <i>Table 32: LFAST PLL electrical characteristics:</i></p> <ul style="list-style-type: none"> – Min and Max value of parameter “ERR_{REF}” updated from “TBD” to “-1” and “+1” respectively – Max value of parameter “PN” updated from “TBD” to “-58” – Frequency of parameter “ΔPER_{REF}” updated from “10MHz” to “20MHz”. – Max value of parameter “ΔPER_{REF}” for condition “Single period” updated from “TBD” to “350” – Min and Max value of parameter “ΔPER_{REF}” for condition “Long period” updated from “TBD” to “-500” and “+500” respectively. <p><i>Section 4.15: Power management:</i> <i>Table 33: Power management regulators:</i> Removed text “In parts packaged with LQFP176, the auxiliary and clamp regulators cannot be enabled” from note 2. <i>Table 32: External components Integration:</i></p> <ul style="list-style-type: none"> – For PMOS, replaced “STT4P3LLH6” with “PMPB100XPEA” – For NMOS, replaced “STT6N3LLH6” with “PMPB55XNEA” – Added table footnote to typ value of C_{S2}. – Removed table footnote “External components number.....” <p><i>Table 35: Linear regulator specifications:</i> Classification of parameter “IDD_{MREG}” changed from “T” to “P”. <i>Table 36: Auxiliary regulator specifications:</i> Classification of parameter “IDD_{AUX}” changed from “T” to “P”. <i>Table 38: Standby regulator specifications:</i> Classification of parameter “IDD_{SBY}” changed from “T” to “P”. <i>Figure 17: Voltage monitor threshold definition:</i> Updated the figure. <i>Table 39: Voltage monitor electrical characteristics:</i></p> <ul style="list-style-type: none"> – For V_{POR031_C}, changed the max value from 0.85 to 0.97. – For T_{VMFILTER}, replaced T with D. – Min value of “V_{POR200_C}” updated from “1.96” to “1.80” – Max value of “V_{POR031_C}” updated from “.85” “0.97” – Min value of “V_{MVD270_SBY}” updated from “2.71” to “2.68” – Max value of “V_{MVD270_SBY}” updated from “2.80” “2.84” – Changed the min value of parameter V_{POR200_C} from “1.96” to “1.80” – Changed the max value of parameter V_{POR031_C} from “0.85” to “0.97” – Changed the condition of parameter T_{VMFILTER} from “T” to “D” <p><i>Section 4.17: AC Specifications:</i> <i>Table 44: Nexus debug port timing:</i> Classification of parameters “t_{EVTIPW}” and “t_{EVTOPW}” changed from “P” to “D”. <i>Table 46: DSPI channel frequency support:</i> Added column to show slower and faster frequencies. <i>Table 49: DSPI CMOS slave timing — full duplex — normal and modified transfer formats (MTFE = 0/1):</i> Added column to show slower and faster frequencies. <i>Table 47: DSPI CMOS master classic timing (full duplex and output only) MTFE = 0, CPHA = 0 or 1:</i> Changed the Min value of tsck (very strong) from 33 to 59.</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
24-Mar-2017	3 (cont'd)	<p><i>Section 4: Package information:</i> Updated</p> <ul style="list-style-type: none"> – <i>Table 65: eTQFP64 package mechanical data</i> – <i>Figure 47: eTQFP64 package outline</i> – <i>Table 66: eTQFP100 package mechanical data</i> <p><i>Section 5.6: Package thermal characteristics:</i></p> <p><i>Table 74: Thermal characteristics for 64 exposed pad eTQFP package, Table 75: Thermal characteristics for 100 exposed pad eTQFP package, Table 76: Thermal characteristics for 144 exposed pad eTQFP package, Table 77: Thermal characteristics for 176 exposed pad LQFP package:</i></p> <p>Updated the following parameter values with External and Internal ballast values:</p> <ul style="list-style-type: none"> – $R_{\theta JA}$ – $R_{\theta JB}$ – $R_{\theta J Ctop}$ – $R_{\theta J Cbottom}$ – Ψ_{JT} <p>Removed parameter "$R_{\theta JMA}$"</p> <p><i>Table 78: Thermal characteristics for 292-pin FPBGA:</i></p> <p>External ballast value updated for the following parameters:</p> <ul style="list-style-type: none"> – $R_{\theta JA}$ – $R_{\theta JB}$ – $R_{\theta JC}$ – Ψ_{JT} <p>Removed parameter "$R_{\theta JMA}$".</p> <p><i>Chapter 5: Ordering information:</i></p> <p><i>Figure 64: Commercial product scheme:</i></p> <ul style="list-style-type: none"> – Core option "4" updated from "Single computing e200z4 core" to "Single computing e200z4 core(CPU_2)" – Core option "E" updated from "Dual computing e200z4 core" to "Dual computing e200z4 core(CPU_2+CPU_0)" <p>Added new tables:</p> <ul style="list-style-type: none"> – <i>Table 79: Code Flash Options FOTA (KByte)</i> – <i>Table 81: RAM options</i> <p>Changed Microsoft Excel® workbook attached to this document (was SPC584Cx_SPC58ECx_IO_Definition_v5.xlsx dated 14 April 2016). For details, refer to the sheet Revision History of the attached file "SSPC584Cx_SPC58ECx_IO_Definition_v6.xlsx".</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
04-Feb-2018	4	<p><i>Features:</i> Added AEC-Q100 qualified and updated core name to “e200z420n3” (was “e200z4d”).</p> <p><i>Chapter 3: Package pinouts and signal descriptions:</i> Rephrased introduction sentence since the pinout excel file will no longer be attached to the datasheet</p> <p><i>Chapter 3: Electrical characteristics:</i> Reformatted note from introduction</p> <p><i>Table 3: Parameter classifications:</i> Updated the description of classification tag “T”</p> <p><i>Section 4.3: Operating conditions:</i> Replaced reference to IO_definition excel file by “the device pinout IO definition excel file”</p> <p><i>Table 5: Operating conditions:</i></p> <ul style="list-style-type: none"> – Removed note “Core voltage as ...” – Added parameter I_{INJ2} – Removed parameter “V_{RAMP_LV}” – Updated the table footnote “Positive and negative Dynamic current...” for all Chorus devices <p><i>Table 6: PRAM wait states configuration:</i> Renamed the “Wait State configuration” table to “PRAM wait state configuration”</p> <p><i>Table 8: Device consumption:</i> “I_{DD_LKG}” and “I_{DD_LV}”: Added footnote “I_{DD_LKG} and I_{DD_LV} are reported as...” Updated: I_{DD_LKG}, I_{DDSTBY8} and I_{DDSTBY256} for all conditions Updated some typical values for I_{DDSTBY8} and I_{DDSTBY256} Replaced all references to the IO_definitions excel file by “the device pinout IO definition excel file”</p> <p><i>Table 10: I/O pad specification descriptions:</i> Changed “the CMOS threshold” by “(VDD_HV_IO_MAIN / 2) +/-20%” at Standby pads type</p> <p><i>Table 15: STRONG/FAST I/O output characteristics:</i> updated values for t_{TR_S} for condition CL = 25 pF and CL = 50 pF</p> <p><i>Table 16: VERY STRONG/VERY FAST I/O output characteristics:</i></p> <ul style="list-style-type: none"> – “t_{TR20-80}” replaced by “t_{TR20-8_V}” – “t_{TRTTL}” replaced by “t_{TRTTL_V}” – “Σt_{TR20-80}” replaced by “Σt_{TR20-80_V}” <p><i>Table 18: Reset PAD electrical characteristics:</i> replaced reference to IO_definition excel file by “Refer to the device pinout IO definition excel file”</p> <p><i>Table 20: PLL0 electrical characteristics:</i></p> <ul style="list-style-type: none"> – Δ_{PLL0PHI0SPJ} : changed “T” by “D” and added pk-pk to Conditions value – Δ_{PLL0PHI1SPJ} : added pk-pk to Conditions value <p><i>Table 20: PLL0 electrical characteristics</i> and <i>Table 21: PLL1 electrical characteristics:</i> Added “f_{INFIN}”, Symbol “f_{INFIN}”: changed “C” by “—” in column “C”</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
04-Feb-2018	4 (Cont')	<p><i>Table 22: External 40 MHz oscillator electrical specifications:</i> Changed table footnote 3 by: This value is determined by the crystal manufacturer and board design, and it can potentially be higher than the maximum provided.</p> <p><i>Table 23: 32 kHz External Slow Oscillator electrical specifications:</i> Updated the parameter symbols and added "CC" to T_{sxosc}.</p> <p><i>Table 26: ADC pin specification:</i></p> <ul style="list-style-type: none"> – Updated Max value for C_S and C_{P2} – Added electrical specification for $R_{20K\Omega}$ symbol – Changed Max value = 1 by 2 for C_{P2} SARB channels <p><i>Table 27: SARn ADC electrical specification:</i></p> <ul style="list-style-type: none"> – Added symbols $t_{ADCINIT}$ and $t_{ADCBIASINIT}$ – Column "C" splitted and added "D" for I_{ADV_S} <p><i>Table 28: ADC-Comparator electrical specification:</i></p> <ul style="list-style-type: none"> – Added new parameter "$t_{ADCINITSBY}$". – Set min = $5/f_{ADCK}$ μs with footnote "In case the ADC is used as Fast Comparator the sampling time is $t_{ADCSAMPLE} = 2/f_{ADCK}$" – Set min = $6/f_{ADCK}$ for ADC comparator mode, at symbol $t_{ADCSAMPLE}$ – Column "C" splitted and added "D" for I_{ADV_S} <p><i>Section 4.14: LFAST pad electrical characteristics:</i> Introduction paragraph:</p> <ul style="list-style-type: none"> – 1st sentence: hidden text "both the SIPI and" – all 2nd sentence hidden: "The same LVDS.. tables" <p><i>Figure 9: LFAST LVDS timing definition:</i> Added conditional tag to hide:</p> <ul style="list-style-type: none"> – 400 mV p-p (MSC/DSPI) – $0.50 * T$ (MSC/DSPI) – (MSC/DSPI) <p><i>Figure 17: Voltage monitor threshold definition:</i> Right blue line adjusted on the top figure</p> <p><i>Section 4.15.1: Power management integration:</i> added sentence "It is recommended...device itself" for all devices</p> <p><i>Table 35: Linear regulator specifications:</i> updated values for symbol "ΔI_{DD_MREG}"</p> <p><i>Table 34: External components integration:</i> Updated Min and Max values at symbol C_E to 1.1 and 3.0 respectively</p> <p><i>Table 40: Wait State configuration:</i> Updated this table by adding APC parameter and frequency ranges</p> <p><i>Section 4.17.5: CAN timing:</i> added section</p> <p><i>Table 57: TxEN output characteristics:</i> added table footnote "Pad configured as VERY STRONG.</p> <p><i>Table 58: TxD output characteristics:</i> changed note 3 to apply to the whole table</p> <p><i>Table 60: CAN timing:</i> added columns for "CC" and "D"</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
04-Feb-2018	4 (Cont')	<p><i>Table 46: DSPI channel frequency support:</i> Added DSPI_5 to lower frequency and removed it from higher frequency</p> <p><i>Table 65: eTQFP64 package mechanical data:</i> Removed θ, θ_1, θ_2, θ_3</p> <p><i>Table 69: FPBGA292 package mechanical data:</i> updated Amax formula in table footnote 2</p> <p><i>Figure 64: Commercial product scheme:</i></p> <ul style="list-style-type: none"> – Removed Packing option R – Set Y as example <p>Packing option X: Replaced “90°” by “(pin 1 top right)”</p> <p><i>Table 81: RAM options:</i> Updated some values of SPC58EC80 and SPC4C80 devices</p>
25-Sep-2018	5	<p>Following are the changes in this version of the Datasheet:</p> <p><i>Section 4.7: Device consumption</i></p> <p><i>Table 9: Device consumption:</i></p> <ul style="list-style-type: none"> – Updated all maximum values for $I_{DDSTBY8}$, $I_{DDSTBY32}$ and $I_{DDSTBY256}$ parameters – Updated table footnote 4 <p><i>Section 3.10: PLLs</i></p> <p><i>Table 20: PLL0 electrical characteristics:</i> The maximum value of $f_{PLL0PHI0}$ is changed from “400” to “FSYS” with a footnote.</p> <p><i>Section 4.11: Oscillators</i></p> <p><i>Table 22: External 40 MHz oscillator electrical specifications:</i> table footnote 1 updated:</p> <p>“DCF clients XOSC_LF_EN and XOSC_EN_40MHZ” changed by “XOSC_FREQ_SEL”</p> <p><i>Section 4.12: ADC system</i></p> <p><i>Table 28: ADC-Comparator electrical specification:</i></p> <p>Added “ADC comparator mode” condition to the following two parameters:</p> <p>$I_{ADCREFH}$ Min: - and Max: 19.5 μA</p> <p>$I_{ADCREFL}$ Min: - and Max: 20.5 μA</p> <p><i>Section 4.14: LFAST pad electrical characteristics</i></p> <p>Updated <i>Figure 9: LFAST LVDS timing definition</i></p> <p><i>Section 4.15: Power management</i></p> <p><i>Table 34: External components integration:</i> Added “2SCR574D” to “Q_{EXT}” parameter.</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
25-Sep-2018	5	<p>Section 4.16: Flash Table 40: Wait State configuration: Updated this table by adding APC parameter and frequency ranges.</p> <p>Section 4: Package information Updated Section 4.3: eTQFP144 package information Updated Section 4.4: eLQFP176 package information</p> <p>Section 5: Ordering information Figure 64: Commercial product scheme: updated example code for Silicon revision value and Packing value Table 81: RAM options: Split the last PRAMC_3 line into 2 lines</p>
16-Jun-2020	6	<p>Throughout document: Formatting and editorial changes.</p> <p>The following are the changes in this version of the Datasheet: Updated the sub-title for Cover page Updated package information on Cover page.</p> <p>Updated Chapter 1: Introduction: Removed “Document overview” section title.</p> <p>Updated section 1.2 Description to Chapter 2: Description</p> <p>Chapter 4: Electrical characteristics: Section 4.2: Absolute maximum ratings: Table 4: Absolute maximum ratings: Added cross reference to footnote⁽²⁾ to all $V_{DD_HV^*}$ and V_{IN}</p> <p>Section 4.3: Operating conditions: – Table 5: Operating conditions: $V_{DD_HV_ADR_S}$: removed line for C condition. – Table 7: Device supply relation during power-up/power-down sequence: changed $V_{DD_HV_IO_}$ to $V_{DD_HV_IO_FLEX}$.</p> <p>Updated Section 4.6: Temperature profile</p> <p>Section 4.7: Device consumption: Table 9: Device consumption: move table footnote 1. from table title to “Value”.</p> <p>Section 4.9: Reset pad (PORST) electrical characteristics – Figure 5: Startup Reset requirements: deleted V_{DDMIN}</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
16-Jun-2020	6	<p><i>Section 4.10: PLLs</i> <i>Section 4.10.1: PLL0:</i> <i>Table 20: PLL0 electrical characteristics:</i></p> <ul style="list-style-type: none"> – Changed condition from T to D for $\Delta_{PLL0PHI1SPJ}$, $\Delta_{PLL0LTJ}$ and I_{PLL0}. – Updated Max value for $f_{PLL0PHI0}$ symbol and removed the footnote. <p><i>Section 4.10.2: PLL1:</i> <i>Table 21: PLL1 electrical characteristics:</i> changed condition from T to D for I_{PLL1}</p> <p><i>Section 4.11: Oscillators</i> <i>Section :</i> <i>Table 24: Internal RC oscillator electrical specifications:</i></p> <ul style="list-style-type: none"> – Updated 1. – Updated Max value for I_{FIRC}. <p><i>Section 4.12: ADC system:</i> <i>Section 4.12.1: ADC input description</i> <i>Figure 8: Input equivalent circuit (Fast SARn and SARb channels):</i> added parameter “C_{EXT}: external capacitance” and component to scheme. <i>Table 26: ADC pin specification:</i> added row for symbol “C_{EXT} / SR”.</p> <p><i>Section 4.14: LFAST pad electrical characteristics</i> <i>Section 4.14.2: LFAST LVDS interface electrical characteristics:</i> <i>Table 30: LVDS pad startup and receiver electrical characteristics</i></p> <ul style="list-style-type: none"> – Removed the last sentence of Note “Total internal capacitance...”. – Move table footnote 1. and 2. from table title to “Symbol”. <p><i>Table 31: LFAST transmitter electrical characteristics</i></p> <ul style="list-style-type: none"> – Move table footnote 1., 2. and 3. from table title to “Symbol”. <p><i>Table 32: LFAST PLL electrical characteristics</i></p> <ul style="list-style-type: none"> – Move table footnote 1. from table title to “Symbol”. <p><i>Section 4.15: Power management</i> <i>Section 4.15.1: Power management integration:</i> <i>Table 34: External components integration:</i></p> <ul style="list-style-type: none"> – Updated Conditions for C_{BV}. – Updated notes content and numbering – Updated Min value for R_E – Updated Typ value for C_{LVN} – Added note 2 for C_{FLA} – Added note 6 for C_{ADC} – Updated Min value for R_B

Table 82. Document revision history (continued)

Date	Revision	Changes
16-Jun-2020	6 (cont'd)	<p><i>Section 4.15.3: Voltage monitors:</i> <i>Table 39: Voltage monitor electrical characteristics:</i> added footnote “Even if LVD/HVD...”</p> <p><i>Section 4.16: Flash</i> <i>Table 40: Wait State configuration:</i> for APC=001 changed the minimum frequency from 40 to 55 MHz</p> <p><i>Section 4.17: AC Specifications</i> <i>Section 4.17.2.1.1: DSPI CMOS master mode – classic timing</i> – <i>Table 47: DSPI CMOS master classic timing (full duplex and output only) MTFE = 0, CPHA = 0 or 1:</i> added footnote “Due to timing delay...” – <i>Table 48: DSPI CMOS master modified timing (full duplex and output only) MTFE = 1, CPHA = 0 or 1:</i> added footnote “Due to timing delay...” – Updated <i>Figure 28: DSPI CMOS master mode — classic timing, CPHA = 1</i> <i>Section 4.17.3.7: RMI transmit signal timing (TXD[1:0], TX_EN):</i> added Note “RMI transmit...as 1ns”.</p> <p><i>Chapter 5: Package information</i> Added introduction sentence in each Package section. Added sub-section “Package mechanical drawings and data information” and introduction sentence to the notes list. <i>Table 64: Package case numbers:</i> removed package reference column.</p> <p><i>Section 5.1: eTQFP64 package information</i> Updated <i>Figure 47: eTQFP64 package outline</i> Added <i>Figure 48: eTQFP64 section A-A</i> Added <i>Figure 49: eTQFP64 section B-B</i> <i>Table 65: eTQFP64 package mechanical data:</i> – updated table, notes content and numbering – updated min. dimensions for D3 and E3 Moved notes to new section <i>Section 5.1.1: Package mechanical drawings and data information:</i> Added <i>Figure 50: eTQFP64 leadframe pad design</i> Added <i>Table 66: eTQFP64 symbol definitions</i></p> <p><i>Section 5.2: eTQFP100 package information</i> Updated <i>Figure 51: eTQFP100 package outline</i> Added <i>Figure 52: eTQFP100 section A-A</i> Added <i>Figure 53: eTQFP100 section B-B</i> <i>Table 67: eTQFP100 package mechanical data:</i> updated table, notes content and numbering. Moved notes to new section <i>Section 5.2.1: Package mechanical drawings and data information:</i></p>

Table 82. Document revision history (continued)

Date	Revision	Changes
16-Jun-2020	6 (cont'd)	<p>Added Figure 54: eTQFP100 leadframe pad design Added Table 68: eTQFP100 symbol definitions</p> <p>Section 5.3: eTQFP144 package information Updated Figure 55: eTQFP144 package outline Added Figure 56: eTQFP144 section A-A Added Figure 57: eTQFP144 section B-B Table 69: eTQFP144 package mechanical data: updated table, notes content and numbering. Moved notes to new section Section 5.3.1: Package mechanical drawings and data information: Added Figure 58: eTQFP144 leadframe pad design Added Table 70: eTQFP144 symbol definitions</p> <p>Section 5.4: eLQFP176 package information: Updated Figure 59: eLQFP176 package outline Added Figure 60: eLQFP176 section A-A Added Figure 61: eLQFP176 section B-B</p> <p>Table 71: eLQFP176 package mechanical data: updated table, notes and numbering. Moved notes to new section Section 5.4.1: Package mechanical drawings and data information Added Figure 62: eLQFP176 leadframe pad design Added Table 72: eLQFP176 symbol definitions</p> <p>Section 5.5: FPBGA292 package information Updated Figure 63: FPBGA292 package outline Table 73: FPBGA292 package mechanical data: updated table and notes. Moved notes to new section Section 5.5.1: Package mechanical drawings and data information</p> <p>Section 5.6: Package thermal characteristics Table 74: Thermal characteristics for 64 exposed pad eTQFP package: updated values for $R_{\theta JA}$, $R_{\theta JB}$, $R_{\theta JCtop}$ and Ψ_{JT}. Table 75: Thermal characteristics for 100 exposed pad eTQFP package: updated values. Table 76: Thermal characteristics for 144 exposed pad eTQFP package: updated values. Table 77: Thermal characteristics for 176 exposed pad LQFP package: – $R_{\theta JA}$, $R_{\theta JCtop}$, $R_{\theta JB}$, $R_{\theta JCbottom}$ updated value. – Ψ_{JT} updated Conditions and value. Section 5.6.5: FPBGA292: updated package name. Table 78: Thermal characteristics for 292-pin FPBGA: updated values.</p>

Table 82. Document revision history (continued)

Date	Revision	Changes
16-Jun-2020	6 (cont'd)	<p><i>Chapter 6: Ordering information</i></p> <p>Updated <i>Figure 64: Commercial product scheme</i></p> <p><i>Table 79: Code Flash Options FOTA (KByte)</i></p> <ul style="list-style-type: none"> – Renamed the Table to Code Flash Options FOTA (KByte) – Updated partition for start addresses 0x00FC0000, 0x00FC4000, 0x00FC8000 and 0x00FCC000 <p>Added <i>Table 80: Code Flash Options contiguous (KByte)</i></p>
31-Jul-2020	7	<p>The following are the changes in this version of the Datasheet:</p> <p><i>Chapter 5: Package information</i></p> <p><i>Table 65: eTQFP64 package mechanical data:</i></p> <ul style="list-style-type: none"> – Updated values of min dimension for D3 and E3 to 5.9. – Updated value for ddd to 0.07. <p><i>Chapter 6: Ordering information</i></p> <p><i>Table 79: Code Flash Options FOTA (KByte):</i> Added note, “The user must use this mapping without mixing it with the Contiguous one in Table 80” to SPC58xC74 (3M) and SPC58xC70 (2M).</p> <p><i>Table 80: Code Flash Options contiguous (KByte):</i> Added note, “The user must use this mapping without mixing it with the FOTA one in Table 79” to SPC58xC74 (3M) and SPC58xC70 (2M).</p>
07-May-2021	8	<p>The following are the changes in this version of the Datasheet:</p> <p><i>Section 4.16: Flash</i></p> <p><i>Table 41: Flash memory program and erase specifications</i></p> <p>Program rate symbol “tpr” is changed to “ttr”</p> <p><i>Chapter 5: Package information</i></p> <p><i>Table 65: eTQFP64 package mechanical data:</i></p> <ul style="list-style-type: none"> – Updated values of min dimension for D3 and E3 to 5.25. – Updated values of max dimension for D2 and E2 to 6.93. – Updated value for ddd to 0.08. <p><i>Figure 51: eTQFP100 package outline:</i> updated.</p> <p><i>Section 5.2.1: Package mechanical drawings and data information:</i></p> <ul style="list-style-type: none"> – Added note 19.