

ST1S32

4 A DC step-down switching regulator

Datasheet — production data

Features

- 4 A DC output current
- 2.8 V to 5.5 V input voltage
- Output voltage adjustable from 0.8 V
- 1.5 MHz switching frequency
- Internal soft-start and enable
- Integrated 60 m $Ω$ and 45 m $Ω$ Power MOSFETs
- All ceramic capacitor
- Power Good (POR)
- Cycle-by-cycle current limiting
- **Current foldback short-circuit protection**
- VFDFPN 8 4x4x1.0 package

Applications

- µP/ASIC/DSP/FPGA core and I/O supplies
- Point of Load for: STB, TV, DVD
- Optical storage, hard disk drives, printers, audio/graphic cards

Description

The ST1S32 is an internally compensated 1.5 MHz fixed-frequency PWM synchronous stepdown regulator. The ST1S32 operates from 2.8 V to 5.5 V input, while it regulates an output voltage as low as 0.8 V and up to V_{IN} .

The ST1S32 integrates a 60 mΩ high-side switch and a 45 m Ω synchronous rectifier, allowing very high efficiency with very low output voltages.

The peak current mode control with internal compensation delivers a very compact solution with a minimum component count.

The ST1S32 is available in 4 mm x 4 mm, 8-lead VFDFPN package.

Figure 1. Application circuit

May 2012 **Doc ID 023246 Rev 1** 29

This is information on a product in full production.

Contents

1 Pin settings

1.1 Pin connection

Figure 2. Pin connection (top view)

1.2 Pin description

Table 1. Pin description

2 Maximum ratings

Table 2. Absolute maximum ratings

2.1 Thermal data

Table 3. Thermal data

1. Package mounted on demonstration board.

3 Electrical characteristics

 T_J =25 °C, V_{IN} =5 V, unless otherwise specified.

	Parameter	Test condition	Values				
Symbol			Min.	Typ.	Max.	Unit	
Power Good							
PG	PG threshold			92		$\%V_{FB}$	
	PG hystereris		30	50		mV	
	PG output voltage low	Isink= 6 mA open drain			400		
	PG rise delay			170		μs	
Soft-start							
T_{SS}	Soft-start duration			400		μs	
Protection							
T _{SHDN}	Thermal shutdown			150		°C	
	Hystereris			20			

Table 4. Electrical characteristics (continued)

1. Specifications referred to T_J from -40 to +125 °C. Specifications in the -40 to +125 °C temperature range are assured by design, characterization and statistical correlation.

2. Guaranteed by design.

 $\overline{\mathbf{S}}$

4 Functional description

The ST1S32 is based on a "peak current mode", constant frequency control. The output voltage V_{OUT} is sensed by the Feedback pin (FB) compared to an internal reference (0.8 V) providing an error signal that, compared to the output of the current sense amplifier, controls the ON and OFF time of the power switch.

The main internal blocks are shown in the block diagram in *[Figure 3](#page-6-1)*. They are:

- A fully integrated oscillator that provides the internal clock and the ramp for the slope compensation avoiding sub-harmonic instability
- The soft-start circuitry to limit inrush current during the startup phase
- The transconductance error amplifier
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switches
- The drivers for embedded P-channel and N-channel Power MOSFET switches
- The high-side current sensing block
- The low-side current sense to implement diode emulation
- A voltage monitor circuitry (UVLO) that checks the input and internal voltages
- A thermal shutdown block, to prevent thermal run-away.

4.1 Soft-start

The soft-start is essential to assure the correct and safe startup of the step-down converter. It avoids inrush current surge and makes the output voltage rise monothonically.

The soft-start is managed by ramping the reference of the error amplifier from 0 V to 0.8 V. The internal soft-start capacitor is charged with a resistor to 0.8 V, then the FB pin follows the reference so that the output voltage is regulated to rise to the set value monothonically.

4.2 Error amplifier and control loop stability

The error amplifier provides the error signal to be compared with the high-side switch current through the current sense circuitry. The non-inverting input is connected with the internal 0.8 V reference, whilst the inverting input is the FB pin. The compensation network is internal and connected between the E/A output and GND.

The error amplifier of the ST1S32 is a transconductance operational amplifier, with high bandwidth and high output impedance.

The characteristics of the uncompensated error amplifier are:

Table 5. Characteristics of the uncompensated error amplifier

The ST1S32 embeds the compensation network that assures the stability of the loop in the whole operating range. Here below are all the tools needed to check the loop stability.

In *[Figure 4.](#page-8-0)* the simple small signal model for the peak current mode control loop is shown.

Figure 4. Block diagram of the loop for the small signal analysis

Three main terms can be identified to obtain the loop transfer function:

- 1. from control (output of E/A) to output, $G_{CO}(s)$;
- 2. from output (V_{OUT}) to the FB pin, $G_{\text{DIV}}(s)$;
- 3. from the FB pin to control (output of E/A), $G_{FA}(s)$.

The transfer function from control to output $G_{CO}(s)$ results:

Equation 1

$$
G_{CO}(s) = \frac{R_{LOAD}}{R_i} \cdot \frac{1}{1 + \frac{R_{out} \cdot T_{SW}}{L} \cdot [m_C \cdot (1 - D) - 0.5]} \cdot \frac{\left(1 + \frac{s}{\omega_2}\right)}{\left(1 + \frac{s}{\omega_2}\right)} \cdot F_H(s)
$$

where R_{LOAD} represents the load resistance, R_i the equivalent sensing resistor of the current sense circuitry (0.369 Ω), $ω_0$ the single pole introduced by the LC filter and $ω_2$ the zero given by the ESR of the output capacitor.

 $F_H(s)$ accounts for the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.

Equation 2

$$
\omega_{Z} = \frac{1}{ESR \cdot C_{OUT}}
$$

Doc ID 023246 Rev 1 9/29

$$
\omega_{\text{p}} = \frac{1}{R_{\text{LOAD}} \cdot C_{\text{OUT}}} + \frac{m_{\text{C}} \cdot (1 - \text{D}) - 0.5}{L \cdot C_{\text{OUT}} \cdot f_{\text{SW}}}
$$

where:

Equation 4

$$
\begin{cases}\nm_C = 1 + \frac{S_e}{S_n} \\
S_e = V_{pp} \cdot f_{SW} \\
S_n = \frac{V_{IN} - V_{OUT}}{L} \cdot R_i\n\end{cases}
$$

 S_n represents the ON-time slope of the sensed inductor current, S_e the slope of the external ramp (V_{PP} peak-to-peak amplitude - 0.535 V) that implements the slope compensation to avoid sub-harmonic oscillations at duty cycle over 50%.

The sampling effect contribution $F_H(s)$ is:

Equation 5

$$
F_H(s) = \frac{1}{1 + \frac{s}{\omega_h \cdot \Omega_p} + \frac{s^2}{\omega_h^2}}
$$

where:

Equation 6

$$
Q_p = \frac{1}{\pi \cdot [m_C \cdot (1 - D) - 0.5]}
$$

and

Equation 7

 $\omega_h = \pi \cdot f_{SW}$

The transfer function $G_{\text{DIV}}(s)$ from V_{OUT} to FB results:

$$
G_{\text{DIV}}(s) = \frac{R_2}{R_1 + R_2}
$$

The transfer function from FB to Vc (output of E/A) introduces the singularities (poles and zeroes) to stabilize the loop. In *[Figure 5](#page-10-0)*, the small signal model of the error amplifier with the internal compensation network is shown.

Figure 5. Small signal model for the error amplifier

 R_C and C_C introduce a pole and a zero in the open loop gain. C_P does not significantly affect system stability and can be neglected.

So, $G_{EA}(s)$ results:

Equation 8

$$
G_{EA}(s) = \frac{G_{EA0} \cdot (1 + s \cdot R_c \cdot C_c)}{s^2 \cdot R_0 \cdot (C_0 + C_p) \cdot R_c \cdot C_c + s \cdot (R_0 \cdot C_c + R_0 \cdot (C_0 + C_p) + R_c \cdot C_c) + 1}
$$

where $G_{EA} = G_m \cdot R_o$

The poles of this transfer function are (if $C_c \gg C_0+C_P$):

Equation 9

$$
f_{P LF} = \frac{1}{2 \cdot \pi \cdot R_0 \cdot C_c}
$$

Equation 10

$$
f_{PHF} = \frac{1}{2 \cdot \pi \cdot R_c \cdot (C_0 + C_p)}
$$

whereas the zero is defined as:

Equation 11

$$
f_Z = \frac{1}{2 \cdot \pi \cdot R_c \cdot C_c}
$$

The embedded compensation network is $R_C=80$ k Ω , $C_C=55$ pF while C_P and C_O can be considered as negligible. The error amplifier output resistance is 212 M Ω , so the relevant singularities are:

Equation 12

$$
f_Z = 36, 2 kHz \t\t f_{P LF} = 30 Hz
$$

So, closing the loop, the loop gain $G_{\text{LOOP}}(s)$ is:

Equation 13

$$
G_{\text{LOOP}}(s) = G_{\text{CO}}(s) \cdot G_{\text{DIV}}(s) \cdot G_{\text{EA}}(s)
$$

Example:

*VIN=5 V, VOUT=1.2 V, Iomax=4 A, L=1.0 uH, Cout=47 uF (MLCC), R1=10 k*Ω*, R2=20 k*Ω *(see [Section 5.2](#page-15-0) and [Section 5.3](#page-16-0) for inductor and output capacitor selection guidelines).*

The module and phase Bode plot are reported in *[Figure 6](#page-11-0)*.

The bandwidth is 117 kHz and the phase margin is 63 degrees.

Figure 7. Phase Bode plot

4.3 Overcurrent protection

The ST1S32 implements overcurrent protection sensing the current flowing through the high-side current switch.

If the current exceeds the overcurrent threshold, the high-side is turned off, implementing a cycle-by-cycle current limitation. Since the regulation loop is no longer fixing the duty cycle, the output voltage is unregulated and the FB pin falls accordingly to the new duty cycle.

If the FB pin falls below 0.2 V, the peak current limit is reduced to around 2.3 A and the switching frequency is reduced to assure that the inductor current is properly limited below the above mentioned value and above 1.2 A. This strategy is called "current foldback".

The mechanism to adjust the switching undercurrent foldback condition exploits the low-side current sense circuitry. If FB is lower than 0.2 V, the high-side Power MOSFET is turned off when the current reaches the current foldback threshold (2.3 A), then, after a proper dead time that avoids the cross conduction, the low-side is turned on until the low-side current is lower than a valley threshold (1.2 A). Once the low-side is turned off, the high-side is immediately turned on. In this way the frequency is adjusted to keep the inductor current ripple between the current foldback value (2.3 A) and valley threshold (1.2 A), therefore properly limiting the output current in case of overcurrent or short-circuit.

It should be noted that in some cases, mainly with very low output voltages, the hard overcurrent can make the FB find the new equilibrium just over the current foldback threshold (0.2 V). In this case no frequency reduction is enabled, then the inductor current may diverge. That is, the ripple current during the minimum ON-time is higher than the ripple current during the OFF-time (the switching period minus the minimum ON-time), so pulseby-pulse the average current is rising, exceeding the current limit.

In order to avoid too high current, a further protection is activated when the high-side current exceeds a further current threshold (OCP2) slightly over the current limit (OCP1). If the current triggers the second threshold, the converter stops switching, the reference of the error amplifier is pulled down and then it restarts with a soft-start procedure. If the overcurrent condition is still active, the current foldback with frequency reduction properly limits the output current to 2.3 A.

Doc ID 023246 Rev 1 13/29

4.4 Enable function

The enable feature allows the device to be put into standby mode. With the EN pin lower than 0.4 V, the device is disabled and the power consumption is reduced to less than 10 uA. With the EN pin higher than 1.2 V, the device is enabled. If the EN pin is left floating, an internal pull-down ensures that the voltage at the pin reaches the inhibit threshold and the device is disabled. The pin is also V_{IN} compatible.

4.5 Light load operation

With peak current mode control loop the output of the error amplifier is proportional to the load current. In the ST1S32, to increase light load efficiency, when the output of the error amplifier falls below a certain threshold, the high-side turn-on is prevented.

This mechanism reduces the switching frequency at light load in order to save the switching losses.

4.6 Hysteretic thermal shutdown

The thermal shutdown block generates a signal that turns off the power stage if the junction temperature goes above 150 $\rm{^{\circ}C}$. Once the junction temperature goes back to about 130 $\rm{^{\circ}C}$, the device restarts in normal operation.

5 Application information

5.1 Input capacitor selection

The capacitor connected to the input must be capable of supporting the maximum input operating voltage and the maximum RMS input current required by the device. The input capacitor is subject to a pulsed current, the RMS value of which is dissipated over its ESR, affecting the overall system efficiency.

So the input capacitor must have an RMS current rating higher than the maximum RMS input current and an ESR value compliant with the expected efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

Equation 14

$$
I_{RMS} = I_{O} \cdot \sqrt{D - \frac{2 \cdot D^{2}}{\eta} + \frac{D^{2}}{\eta^{2}}}
$$

where Io is the maximum DC output current. D is the duty cycle, and nis the efficiency. Considering $n=1$, this function has a maximum at D=0.5 and is equal to $10/2$.

The peak-to-peak voltage across the input capacitor can be calculated as:

Equation 15

$$
V_{PP} = \frac{I_O}{C_{IN} \cdot F_{SW}} \cdot \left[\left(1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right] + ESR \cdot I_O
$$

where ESR is the equivalent series resistance of the capacitor.

Given the physical dimension, ceramic capacitors can well meet the requirements of the input filter sustaining a higher input RMS current than electrolytic / tantalum types. In this case, the equation of C_{IN} as a function of the target peak-to-peak voltage ripple (V_{PP}) can be written as follows:

Equation 16

$$
C_{1N} = \frac{I_O}{V_{PP} \cdot F_{SW}} \cdot \left[\left(1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right]
$$

neglecting the small ESR of ceramic capacitors.

Considering $n=1$, this function has its maximum in D=0.5, therefore, given the maximum peak-to-peak input voltage (V_{PP_MAX}), the minimum input capacitor (C_{IN_MIN}) value is:

Equation 17

$$
C_{IN_MIN} = \frac{I_O}{2 \cdot V_{PP_MAX} \cdot F_{SW}}
$$

Doc ID 023246 Rev 1 15/29

Typically, C_{IN} is dimensioned to keep the maximum peak-to-peak voltage ripple in the order of 1% of V_{INMAX}.

The placement of the input capacitor is very important in order to avoid noise injection and voltage spikes on the input voltage pin. So the C_{IN} must be placed as close as possible to the VIN_SW pin.

In *[Table 6](#page-15-1)* some multi-layer ceramic capacitors suitable for this device are reported.

Table 6. Input MLCC capacitors

Manufacturer	Series	Cap value (μF)	Rated voltage (V)
Murata	GRM21	10	10
TDK	C3225	10	25
	C3216	10	16
Taiyo Yuden	LMK212	22	10

A ceramic bypass capacitor, as close as possible to the VINA pin, so that additional parasitic ESR and ESL are minimized, is suggested in order to prevent instability on the output voltage due to noise. The value of the bypass capacitor can go from 330 nF to 1µF.

5.2 Inductor selection

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value in order to have the expected current ripple must be selected. The rule to fix the current ripple value is to have a ripple at 20%-40% of the output current.

In continuous current mode (CCM), the inductance value can be calculated by the following equation:

Equation 18

$$
\Delta I_L = \frac{V_{IN} - V_{OUT}}{L} \cdot T_{ON} = \frac{V_{OUT}}{L} \cdot T_{OFF}
$$

where T_{ON} is the conduction time of the high-side switch and T_{OFF} is the conduction time of the low-side switch (in CCM, $F_{SW}=1/(T_{ON} + T_{OFF})$). The maximum current ripple, given the V_{OUT} , is obtained at maximum T_{OFF} that is at minimum duty cycle (see previous section to calculate minimum duty). So by fixing $\Delta I_1 = 20\%$ to 30% of the maximum output current, the minimum inductance value can be calculated as:

Equation 19

$$
L_{MIN} = \frac{V_{OUT}}{\Delta I_{MAX}} \cdot \frac{1 - D_{MIN}}{F_{SWMIN}}
$$

where F_{SWMIN} is the minimum switching frequency, according to **[Table 4](#page-4-1)**.

The slope compensation, to prevent the sub-harmonic instability in peak current control loop, is internally managed and so fixed. This implies a further lower limit for the inductor value. To assure the sub-harmonic stability:

Equation 20

$$
L > V_{out} / (2 \cdot V_{pp} \cdot f_{sw})
$$

where V_{pp} is the peak-to-peak value of the slope compensation ramp. The inductor value selected, based on *[Equation 19](#page-15-2)*, must satisfy *[Equation 20](#page-16-1)*. The peak current through the inductor is given by:

Equation 21

$$
I_{L, PK} = I_0 + \frac{\Delta I_L}{2}
$$

So if the inductor value decreases, the peak current (that must be lower than the current limit of the device) increases. The higher the inductor value, the higher the average output current that can be delivered, without reaching the current limit.

In *[Table 7](#page-16-2)* some inductor part numbers are listed.

Manufacturer	Series	Inductor value (μH)	Saturation current (A)	
	XAL50xx	1.2 to 3.3	6.3 to 9	
Coilcraft	XAL60xx	2.2 to 5.6	7.4 to 11	
	MSS1048	1.0 to 3.8	6.5 to 11	
Wurth	WE-HCI 7030	1.5 to 4.7	7 to 14	
	WE-PD type L	1.5 to 3.5	6.4 to 10	
Coiltronics	DR73	1.0 to 2.2	5.5 to 7.9	
	DR74	1.5 to 3.3	5.4 to 8.35	

Table 7. Inductors

5.3 Output capacitor selection

The current in the output capacitor has a triangular waveform which generates a voltage ripple across it. This ripple is due to the capacitive component (charge or discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor must be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be calculated starting from the current ripple obtained by the inductor selection.

Equation 22

$$
\Delta V_{\text{OUT}} = \text{ESR} \cdot \Delta I_{\text{MAX}} + \frac{\Delta I_{\text{MAX}}}{8 \cdot C_{\text{OUT}} \cdot f_{\text{SW}}}
$$

For the ceramic (MLCC) capacitor the capacitive component of the ripple dominates the resistive one. While for the electrolythic capacitor the opposite is true.

As the compensation network is internal, the output capacitor should be selected in order to have a proper phase margin and then a stable control loop.

The equations of *[Section 4.2](#page-7-1)* help to check loop stability, given the application conditions, the value of the inductor and the output capacitor.

In *[Table 8](#page-17-1)* some capacitor series are listed.

Manufacturer	Series	Cap value (μF)	Rated voltage (V)	ESR (m Ω)	
Murata	GRM32	22 to 100 6.3 to 25		< 5	
	GRM31	10 to 47	6.3 to 25	< 5	
Panasonic	ECJ	10 to 22	6.3	< 5	
	EEFCD	10 to 68	6.3	15 to 55	
Sanyo	TPA/B/C	100 to 470	4 to 16	40 to 80	
TDK	C3225	22 to 100	6.3	< 5	

Table 8. Output capacitors

5.4 Thermal dissipation

The thermal design is important to prevent the thermal shutdown of the device if junction temperature goes above 150 °C. The three different sources of loss within the device are:

a) conduction losses due to the on-resistance of the high-side switch (R_{HS}) and lowside switch (R_{LS}) ; these are equal to:

Equation 23

$$
P_{\text{COND}} = R_{\text{HS}} \cdot I_{\text{OUT}}^{2} \cdot D + R_{\text{LS}} \cdot I_{\text{OUT}}^{2} \cdot (1 - D)
$$

where D is the duty cycle of the application. Note that the duty cycle is theoretically given by the ratio between V_{OUT} and V_{IN} , but actually it is slightly higher to compensate the losses of the regulator.

b) switching losses due to high-side Power MOSFET turn-on and off; these can be calculated as:

Equation 24

$$
P_{SW} = V_{IN} \cdot I_{OUT} \cdot \frac{(T_{RISE} + T_{FALL})}{2} \cdot Fsw = V_{IN} \cdot I_{OUT} \cdot T_{SW} \cdot F_{SW}
$$

where T_{RISE} and T_{FALL} are the overlap times of the voltage across the high-side power switch (V_{DS}) and the current flowing into it during turn-on and turn-off phases, as shown in *[Figure 8](#page-19-1)*. T_{SW} is the equivalent switching time. For this device the typical value for the equivalent switching time is 20 ns.

c) Quiescent current losses, calculated as:

Equation 25

$$
\mathsf{P}_{\mathsf{Q}} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{Q}}
$$

where I_{Ω} is the quiescent current (I_{Ω} =1.2 mA maximum).

The junction temperature T_J can be calculated as:

Equation 26

$$
T_J = T_A + Rth_{JA} \cdot P_{TOT}
$$

where T_A is the ambient temperature and P_{TOT} is the sum of the power losses just seen.

 Rth_{JA} is the equivalent thermal resistance junction-to-ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junction to the ambient. For this device the path through the exposed pad is the one conducting the largest amount of heat. The Rth_{JA} measured on the demonstration board described in *[Section 5.5](#page-19-0)* is about 40 °C/W for the VFDFPN package.

5.5 Layout considerations

The PC board layout of the switching DC/DC regulator is very important to minimize the noise injected in high impedance nodes, to reduce interference generated by the high switching current loops and to optimize the reliability of the device.

In order to avoid EMC problems, the high switching current loops must be as short as possible. In the buck converter there are two high switching current loops: during the ONtime, the pulsed current flows through the input capacitor, the high-side power switch, the inductor and the output capacitor; during the OFF-time, through the low-side power switch, the inductor and the output capacitor.

The input capacitor connected to VINSW must be placed as close as possible to the device, to avoid spikes on VINSW due to the stray inductance and the pulsed input current.

In order to prevent dynamic unbalance between VINSW and VINA, the trace connecting the VINA pin to the input must be derived from VINSW.

The feedback pin (FB) connection to the external resistor divider is a high impedance node, so interference can be minimized by routing the feedback node with a very short trace and as far as possible from the high current paths.

A single point connection from signal ground to power ground is suggested.

Thanks to the exposed pad of the device, the ground plane helps to reduce the thermal resistance junction-to-ambient; so a large ground plane, soldered to the exposed pad, enhances the thermal performance of the converter allowing high power conversion.

6 Demonstration board

Figure 10. Demonstration board schematic

Table 9. Component list

Figure 11. Demonstration board PCB top and bottom

7 Typical characteristics

Figure 12. Efficiency vs. I_{OUT} @ V_{IN} = 5 V Figure 13. Zero load operation

Figure 14. 100 mA operation **Figure 15.** Efficiency vs. I_{OUT} @ V_{IN} = 3.3 V

$\sqrt{2}$

8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Dim.	mm			inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.80	0.90	1.00	0.0315	0.0354	0.0394
A ₁		0.02	0.05		0.0008	0.0020
A ₃		0.20			0.0079	
b	0.23	0.30	0.38	0.009	0.0117	0.0149
D	3.90	4.00	4.10	0.153	0.157	0.161
D ₂	2.82	3.00	3.23	0.111	0.118	0.127
E	3.90	4.00	4.10	0.153	0.157	0.161
E ₂	2.05	2.20	2.30	0.081	0.087	0.091
e		0.80			0.031	
L	0.40	0.50	0.60	0.016	0.020	0.024

Table 10. VFQFPN8 (4x4x1.0 mm) mechanical data

Figure 18. Package dimensions

9 Order codes

10 Revision history

Table 12. Document revision history

a. Dimensions are in mm.

28/29 Doc ID 023246 Rev 1

