

# ST1S41

# 4 A step-down switching regulator

### Datasheet - production data



# Features

- 4 A output current
- 4.0 V to 18 V input voltage
- Output voltage adjustable from 0.8 V
- 850 kHz switching frequency
- Internal soft-start
- Integrated 95 mΩ and 69 mΩ power MOSFETs
- All ceramic capacitor
- Enable
- Cycle-by-cycle current limiting
- Current foldback short-circuit protection
- VFQFPN 4x4-8L and HSOP-8 packages

# Applications

- µP/ASIC/DSP/FPGA core and I/O supplies
- Point of load for: STB, TVs, DVD
- Optical storage, hard disk drive, printers, audio/graphic cards


# Description

The ST1S41 is an internally compensated 850 kHz fixed-frequency PWM synchronous stepdown regulator. The ST1S41 operates from 4.0 V to 18 V input, while it regulates an output voltage as low as 0.8 V and up to  $V_{IN}$ .

The ST1S41 integrates 95 m $\Omega$  high-side switch and 69 m $\Omega$  synchronous rectifier allowing very high efficiency with very low output voltages.

The peak current mode control with internal compensation delivers a very compact solution with a minimum component count.

The ST1S41 is available in VFQFPN 4 mm x 4 mm 8-lead package and HSOP-8.



### Figure 1. Application circuit

August 2019

DocID023654 Rev 3

This is information on a product in full production.

# Contents

1	Pin se	ettings			
	1.1	Pin connection			
	1.2	Pin description 3			
2	Maxin	num ratings			
3	Thern	nal data			
4	Electr	rical characteristics			
5	Funct	ional description7			
	5.1	Internal soft-start			
	5.2	Error amplifier and control loop stability 8			
	5.3	Overcurrent protection 13			
	5.4	Enable function			
	5.5	Hysteretic thermal shutdown 13			
6	Appli	cation information14			
	6.1	Input capacitor selection 14			
	6.2	Inductor selection			
	6.3	Output capacitor selection			
	6.4	Thermal dissipation			
	6.5	Layout consideration			
7	Demo	onstration board			
8	Туріс	al characteristics			
9	Package information 23				
10	Order codes				
11	Revision history				



# 1 Pin settings

# 1.1 Pin connection




Figure 2. Pin connection (top view)

# 1.2 Pin description

#### Table 1. Pin description

N.	Туре	Description		
1	VINA	Unregulated DC input voltage		
2	EN	Enable input. With EN higher than 1.2 V the device in ON and with EN lower than 0.4 V the device is OFF (ST1S41Ixx).		
3	FB	Feedback input. Connecting the output voltage directly to this pin the output voltage is regulated at 0.8 V. To have higher regulated voltages an external resistor divider is required from Vout to FB pin.		
4	AGND	Ground		
5	NC	Can be connected to ground		
6	VINSW	Power input voltage		
7	SW	Regulator output switching pin		
8	PGND	Power ground		
9	ePAD	Ground		



# 2 Maximum ratings

Symbol	Parameter	Value	Unit		
V <sub>INSW</sub>	Power input voltage	-0.3 to 20			
V <sub>INA</sub>	Input voltage	-0.3 to 20			
V <sub>EN</sub>	Enable voltage	-0.3 to V <sub>INA</sub>	v		
V <sub>SW</sub>	Output switching voltage	-1 to V <sub>IN</sub>	v		
V <sub>PG</sub>	Power Good	-0.3 to V <sub>IN</sub>			
V <sub>FB</sub>	Feedback voltage	-0.3 to 2.5			
I <sub>FB</sub>	FB current	-1 to +1	mA		
P <sub>TOT</sub>	Power dissipation at $T_A < 60 \text{ °C}$	2.25	W		
T <sub>OP</sub>	Operating junction temperature range	-40 to 150	°C		
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C		

Table 2.	Absolute	maximum	ratings
	Absolute	maximum	raungs

# 3 Thermal data

## Table 3. Thermal data

Symbol	Parameter		Value	Unit
P	Maximum thermal resistance	VFQFPN	40	°C/W
R <sub>thJA</sub>	junction-ambient <sup>(1)</sup>	HSOP8	40	C/ W

1. Package mounted on demonstration board.



# 4 Electrical characteristics

 $T_J$  = 25 °C,  $V_{CC}$  = 12 V, unless otherwise specified.

0	Deveryoter	Test sevelities	Values			11
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>IN</sub>	Operating input voltage range	(1)	4		18	
V <sub>INON</sub>	Turn-on V <sub>CC</sub> threshold	(1)		2.9		V
V <sub>INHYS</sub>	Threshold hysteresis	(1)		0.250		
R <sub>DSON</sub> -P	High-side switch on- resistance	I <sub>SW</sub> =750 mA		95		mΩ
R <sub>DSON</sub> -N	Low-side switch on- resistance	I <sub>SW</sub> =750 mA		69		mΩ
I <sub>LIM</sub>	Maximum limiting current	(2)	5.0		7.0	А
Oscillator						
F <sub>SW</sub>	Switching frequency		0.7	0.85	1	MHz
D <sub>MAX</sub>	Maximum duty cycle	(2)	100			%
Dynamic cl	naracteristics				•	
			0.784	0.8	0.816	V
$V_{FB}$	Feedback voltage	(1)	0.776	0.8	0.824	
%V <sub>OUT</sub> / ∆I <sub>OUT</sub>	Reference load regulation	Isw=10 mA to I <sub>LIM</sub> $^{(2)}$		0.5		%
%V <sub>OUT</sub> / ΔV <sub>IN</sub>	Reference line regulation	$V_{\rm IN}\text{=}$ 4.0 V to 18 V $^{(2)}$		0.4		%
DC charact	eristics					
Ι <sub>Q</sub>	Quiescent current	Duty cycle=0, no load V <sub>FB</sub> =1.2 V		1.5	2.5	mA
	Total standby quiescent	OFF		2.4	4.5	٥
I <sub>QST-BY</sub>	current	OFF <sup>(1)</sup>			6	μA
IFB	FB bias current			50		nA
Enable						
		Device ON level	1.2			
V <sub>EN</sub>	EN threshold voltage	Device OFF level			0.4	V
I <sub>EN</sub>	EN current			2		μΑ
Soft-start	,			•		
T <sub>SS</sub>	Soft-start duration			1		ms



Symbol	Parameter	Test condition	Values			Unit
Symbol	Farameter	Test condition	Min.	Тур.	Max.	Onit
Protection						
т	Thermal shutdown			150		°C
T <sub>SHDN</sub>	Hystereris			15		°C

Table 4. Electrical characteristics (continued)

1. Specifications referred to  $T_J$  from -40 to +125 °C. Specifications in the -40 to +125 °C temperature range are assured by design, characterization and statistical correlation.

2. Guaranteed by design.




## ST1S41

# 5 Functional description

The ST1S41 is based on a "peak current mode", constant frequency control. The output voltage  $V_{OUT}$  is sensed by the feedback pin (FB) compared to an internal reference (0.8 V) providing an error signal that, compared to the output of the current sense amplifier, controls the on and off-time of the power switch.

The main internal blocks are shown in the block diagram in Figure 3. They are:

- A fully integrated oscillator that provides the internal clock and the ramp for the slope compensation avoiding sub-harmonic instability
- The soft-start circuitry to limit inrush current during the startup phase
- The transconductance error amplifier with integrated compensation network
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switches
- The drivers for embedded P-channel and N-channel power MOSFET switches
- The high-side current sensing block
- The low-side current sense to implement diode emulation
- A voltage monitor circuitry (UVLO) that checks the input and internal voltages
  - A thermal shutdown block, to prevent thermal run-away.



#### Figure 3. Block diagram

# 5.1 Internal soft-start

The soft-start is essential to assure correct and safe startup of the step-down converter. It avoids inrush current surge and makes the output voltage increase monothonically.

The soft-start is performed by ramping the non-inverting input ( $V_{REF}$ ) of the error amplifier from 0 V to 0.8 V in around 1 ms.

# 5.2 Error amplifier and control loop stability

The error amplifier compares the FB pin voltage with the internal 0.8 V reference and it provides the error signal to be compared with the output of the current sense circuitry, that is the high-side power MOSFET current. Comparing the output of the error amplifier and the peak inductor current implements the peak current mode control loop.

The error amplifier is a transconductance amplifier (OTA). The uncompensated characteristics are listed in *Table 5*:

DC gain	95 dB
Gm	251 uA/V
Ro	240 ΜΩ

### Table 5. Error amplifier characteristics

The ST1S41 embeds the compensation network that assures the stability of the loop in the whole operating range. Here below, all the tools needed to check the loop stability.

In *Figure 4* the simple small signal model for the peak current mode control loop is shown.




Figure 4. Block diagram of the loop for the small signal analysis

Three main terms can be identified to obtain the loop transfer function:

- 1. from control (output of E/A) to output,  $G_{CO}(s)$ ;
- 2. from output (V<sub>OUT</sub>) to FB pin, G<sub>DIV</sub>(s);
- 3. from FB pin to control (output of E/A),  $G_{EA}(s)$ .

The transfer function from control to output  $G_{CO}(s)$  results:

### **Equation 1**


$$G_{CO}(s) = \frac{R_{LOAD}}{R_i} \cdot \frac{1}{1 + \frac{R_{out} \cdot T_{SW}}{L} \cdot [m_C \cdot (1 - D) - 0.5]} \cdot \frac{\left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_p}\right)} \cdot F_H(s)$$

where R<sub>LOAD</sub> represents the load resistance, R<sub>i</sub> the equivalent sensing resistor of the current sense circuitry,  $\omega_p$  the single pole introduced by the LC filter and  $\omega_z$  the zero given by the ESR of the output capacitor.

 $F_H(s)$  accounts for the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.

### **Equation 2**

$$\omega_{\rm Z} = \frac{1}{\rm ESR \cdot C_{\rm OUT}}$$





### **Equation 3**

$$\omega_{p} = \frac{1}{R_{LOAD} \cdot C_{OUT}} + \frac{m_{C} \cdot (1 - D) - 0.5}{L \cdot C_{OUT} \cdot f_{SW}}$$

where:

### **Equation 4**

$$\begin{pmatrix} m_{C} = 1 + \frac{S_{e}}{S_{n}} \\ S_{e} = V_{pp} \cdot f_{SW} \\ S_{n} = \frac{V_{IN} - V_{OUT}}{L} \cdot R_{i} \end{cases}$$

 $\rm S_n$  represents the ON time slope of the sensed inductor current,  $\rm S_e$  the slope of the external ramp (V\_{PP} peak-to-peak amplitude) that implements the slope compensation to avoid sub-harmonic oscillations at duty cycle over 50%.

The sampling effect contribution  $F_H(s)$  is:

#### **Equation 5**

$$F_{H}(s) = \frac{1}{1 + \frac{s}{\omega_{n} \cdot Q_{p}} + \frac{s^{2}}{\omega_{n}^{2}}}$$

where:

**Equation 6** 

$$Q_{P} = \frac{1}{\pi \cdot [m_{C} \cdot (1 - D) - 0.5]}$$

and

#### **Equation 7**

$$\omega_n = \pi \cdot f_{SW}$$


The resistor to adjust the output voltage gives the term from output voltage to the FB pin.  $G_{\text{DIV}}(s)$  is:

### **Equation 8**

$$G_{DIV}(s) \,=\, \frac{R_2}{R_1+R_2}$$

DocID023654 Rev 3

The transfer function from FB to Vc (output of E/A) introduces the singularities (poles and zeroes) to stabilize the loop. *Figure 5* shows the small signal model of the error amplifier with the internal compensation network.





 $R_C$  and  $C_C$  introduce a pole and a zero in the open loop gain.  $C_P$  does not significantly affect system stability and can be neglected.

So  $G_{EA}(s)$  results:

#### **Equation 9**

$$G_{\mathsf{EA}}(\mathsf{s}) = \frac{G_{\mathsf{EA0}} \cdot (1 + \mathsf{s} \cdot \mathsf{R}_c \cdot \mathsf{C}_c)}{\mathsf{s}^2 \cdot \mathsf{R}_0 \cdot (\mathsf{C}_0 + \mathsf{C}_p) \cdot \mathsf{R}_c \cdot \mathsf{C}_c + \mathsf{s} \cdot (\mathsf{R}_0 \cdot \mathsf{C}_c + \mathsf{R}_0 \cdot (\mathsf{C}_0 + \mathsf{C}_p) + \mathsf{R}_c \cdot \mathsf{C}_c) + 1}$$

where  $G_{EA} = G_m \cdot R_o$ .

The poles of this transfer function are (if  $C_c >> C_0+C_P$ ):

#### **Equation 10**

$$f_{P \, LF} = \frac{1}{2 \cdot \pi \cdot R_0 \cdot C_c}$$

**Equation 11** 

$$f_{P\,HF} \,=\, \frac{1}{2\cdot \pi \cdot R_c \cdot (C_0 + C_p)}$$

whereas the zero is defined as:

#### **Equation 12**

$$f_{Z} = \frac{1}{2 \cdot \pi \cdot R_{c} \cdot C_{c}}$$

The embedded compensation network is R<sub>C</sub>=70 k $\Omega$ , C<sub>C</sub>=195 pF while C<sub>P</sub> and C<sub>O</sub> can be considered as negligible. The error amplifier output resistance is 240 M $\Omega$  so the relevant singularities are:

#### **Equation 13**

$$f_{Z} = 11.6 \text{ kHz} \qquad f_{PLF} = 3.4 \text{ Hz}$$

So closing the loop, the loop gain  $G_{LOOP}(s)$  is:

### **Equation 14**

$$G_{LOOP}(s) = G_{CO}(s) \cdot G_{DIV}(s) \cdot G_{EA}(s)$$


Example:

VIN=12 V, VOUT=1.2 V, Iomax=4 A, L=1.5 uH, Cout=47 uF (MLCC), R1=10 k $\Omega$ , R2=20 k $\Omega$  (see Section 6.2 and Section 6.3 for inductor and output capacitor selection guidelines).

The module and phase bode plot are reported in Figure 6.

The bandwidth is 100 kHz and the phase margin is 45 degrees.





# 5.3 Overcurrent protection

The ST1S41 implements the pulse-by-pulse overcurrent protection. The peak current is sensed through the high-side power MOSFET and when it exceeds the first overcurrent threshold (OCP1) the high-side is immediately turned off and the low-side conducts the inductor current for the rest of the clock period and the following high-side cycle is disabled.

This implements a division by two of the switching frequency in case of overload to keep the output current limited below the current limit value.

During overload condition, since the duty cycle is not set by the control loop but is limited by the overcurrent threshold, the output voltage drops out of regulation. If the feedback falls below 0.3 V, the switching frequency is reduced to one fourth and the current limit threshold is folded back to around 2 A. Thanks to the current and frequency foldback the stress on the device and on the external power components is reduced in case of severe overload or dead-short to ground of the output.

DocID023654 Rev 3



The current foldback is disabled during the startup to allow the Vout to start up properly in case of a big output capacitor requiring high extra current to be charged.

A further mechanism is protecting the device in case of short-circuit on the output and high input voltage. A further threshold (OCP2, 1 A higher than OCP1) is compared to the inductor current. If the inductor current exceeds OCP2, the device stops switching and it restarts with a soft-start cycle.

# 5.4 Enable function

The enable feature allows the device to be put into standby mode. With the EN pin lower than 0.4 V, the device is disabled and the power consumption is reduced to less than 15  $\mu$ A. With the EN pin higher than 1.2 V, the device is enabled. High level signal level enables the device. An external 100 k pulldown resistor is suggested to ensure device disabled when the pin is left floating. Connect to V<sub>IN</sub> if not used.

# 5.5 Hysteretic thermal shutdown

The thermal shutdown block generates a signal that turns off the power stage if the junction temperature goes above 150 °C. Once the junction temperature goes back to about 130 °C, the device restarts in normal operation.



# 6 Application information

# 6.1 Input capacitor selection

The capacitor connected to the input must be capable of supporting the maximum input operating voltage and the maximum RMS input current required by the device. The input capacitor is subject to a pulsed current, the RMS value of which is dissipated over its ESR, affecting the overall system efficiency.

So the input capacitor must have an RMS current rating higher than the maximum RMS input current and an ESR value compliant with the expected efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

### **Equation 15**

$$I_{RMS} = I_{O} \cdot \sqrt{D - \frac{2 \cdot D^2}{\eta} + \frac{D^2}{\eta^2}}$$

where Io is the maximum DC output current, D is the duty cycle,  $\eta$  is the efficiency. Considering  $\eta = 1$ , this function has a maximum at D=0.5 and is equal to Io/2.

The peak-to-peak voltage across the input capacitor can be calculated as:

### **Equation 16**

$$V_{PP} = \frac{I_{O}}{C_{IN} \cdot F_{SW}} \cdot \left[ \left( 1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right] + ESR \cdot I_{O}$$

where ESR is the equivalent series resistance of the capacitor.

Given the physical dimension, ceramic capacitors can meet well the requirements of the input filter sustaining a higher input RMS current than electrolytic / tantalum types. In this case the equation of  $C_{IN}$  as a function of the target peak-to-peak voltage ripple ( $V_{PP}$ ) can be written as follows:

### **Equation 17**

$$C_{IN} \ = \ \frac{I_O}{V_{PP} \cdot F_{SW}} \cdot \left[ \left( 1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right]$$

neglecting the small ESR of ceramic capacitors.

Considering  $\eta = 1$ , this function has its maximum in D=0.5, therefore, given the maximum peak-to-peak input voltage (V<sub>PP MAX</sub>), the minimum input capacitor (C<sub>IN MIN</sub>) value is:

### **Equation 18**

$$C_{IN\_MIN} = \frac{I_{O}}{2 \cdot V_{PP\_MAX} \cdot F_{SW}}$$

DocID023654 Rev 3



Typically,  $C_{IN}$  is dimensioned to keep the maximum peak-to-peak voltage ripple in the order of 1% of V<sub>INMAX</sub>.

In *Table 6* some multi-layer ceramic capacitors suitable for this device are reported.

Manufacturer	Series	Cap value (μF)	Rated voltage (V)
NA. une tre	GRM31	10	25
Murata	GRM55	10	25
TDK	C3225	10	25

Table 6	6. Input	MLCC	capacitors
---------	----------	------	------------

A ceramic bypass capacitor, as close as possible to the VINA pin, so that additional parasitic ESR and ESL are minimized, is suggested in order to prevent instability on the output voltage due to noise. The value of the bypass capacitor can go from 330 nF to 1 uF.

## 6.2 Inductor selection

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value to have the expected current ripple must be selected. The rule to fix the current ripple value is to have a ripple at 20%-40% of the output current.

In continuous current mode (CCM), the inductance value can be calculated by the following equation:

### **Equation 19**

$$\Delta I_{L} \, = \, \frac{V_{\text{IN}} - V_{\text{OUT}}}{L} \cdot T_{\text{ON}} \, = \, \frac{V_{\text{OUT}}}{L} \cdot T_{\text{OFF}}$$

where  $T_{ON}$  is the conduction time of the high-side switch and  $T_{OFF}$  is the conduction time of the low-side switch (in CCM,  $F_{SW}$ =1/( $T_{ON}$  +  $T_{OFF}$ )). The maximum current ripple, given the Vout, is obtained at maximum  $T_{OFF}$ , that is at minimum duty cycle (see previous section to calculate minimum duty). So, fixing  $\Delta I_L$ =20% to 30% of the maximum output current, the minimum inductance value can be calculated as:

### **Equation 20**

$$L_{MIN} = \frac{V_{OUT}}{\Delta I_{MAX}} \cdot \frac{1 - D_{MIN}}{F_{SWMIN}}$$

where  $F_{SWMIN}$  is the minimum switching frequency, according to Table 4.

The peak current through the inductor is given by:

### **Equation 21**

$$I_{L, PK} = I_{O} + \frac{\Delta I_{L}}{2}$$



So, if the inductor value decreases, the peak current (that must be lower than the current limit of the device) increases. The higher the inductor value, the higher the average output current that can be delivered, without reaching the current limit.

Table 7. Inductors				
Manufacturer	Series	Inductor value ( $\mu$ H)	Saturation current (A)	
	XAL5030/6030	2.2 to 4.7	6.7 to 15.5	
Coilcraft	MSS1048	2.2 to 6.8	4.14 to 6.62	
	MSS1260	10	5.5	
	WE-HC/HCA	3.3 to 4.7	7 to 11	
Wurth	WE-TPC typ XLH	3.6 to 6.2	4.5 to 6.4	
	WE-PD type L	10	5.6	
TDK	RLF7030T	2.2 to 4.7	4 to 6	

In *Table 7* some inductor part numbers are listed.

# 6.3 Output capacitor selection

The current in the output capacitor has a triangular waveform which generates a voltage ripple across it. This ripple is due to the capacitive component (charge or discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor must be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be calculated starting from the current ripple obtained by the inductor selection.

### **Equation 22**

$$\Delta V_{OUT} = ESR \cdot \Delta I_{MAX} + \frac{\Delta I_{MAX}}{8 \cdot C_{OUT} \cdot f_{SW}}$$

For the ceramic capacitor (MLCC) the capacitive component of the ripple dominates the resistive one. While for the electrolythic capacitor the opposite is true.

Since the compensation network is internal, the output capacitor should be selected in order to have a proper phase margin and then a stable control loop.

The equations of Section 5.2 help to check loop stability given the application conditions, the value of the inductor, and of the output capacitor.

In Table 8 some capacitor series are listed.

Manufacturer	Series	Cap value (μF)	Rated voltage (V)	<b>ESR (m</b> Ω)
MURATA	GRM32	22 to 100	6.3 to 25	< 5
	GRM31	10 to 47	6.3 to 25	< 5

Table 8. Output capacitors



Manufacturer	Series	Cap value (μF)	Rated voltage (V)	<b>ESR (m</b> Ω)
PANASONIC	ECJ	10 to 22	6.3	< 5
	EEFCD	10 to 68	6.3	15 to 55
SANYO	TPA/B/C	100 to 470	4 to 16	40 to 80
TDK	C3225	22 to 100	6.3	< 5

Table 8. Output capacitors (continued)

# 6.4 Thermal dissipation

The thermal design is important to prevent the thermal shutdown of the device if junction temperature goes above 150 °C. The three different sources of losses within the device are:

a) conduction losses due to the on-resistance of the high-side switch ( $R_{HS}$ ) and low-side switch ( $R_{LS}$ ); these are equal to:

## **Equation 23**

$$\mathsf{P}_{\mathsf{COND}} = \mathsf{R}_{\mathsf{HS}} \cdot \mathsf{I}_{\mathsf{OUT}}^2 \cdot \mathsf{D} + \mathsf{R}_{\mathsf{LS}} \cdot \mathsf{I}_{\mathsf{OUT}}^2 \cdot (1 - \mathsf{D})$$

where D is the duty cycle of the application. Note that the duty cycle is theoretically given by the ratio between  $V_{OUT}$  and  $V_{IN}$ , but actually it is slightly higher to compensate the losses of the regulator.

b) switching losses due to high-side power MOSFET turn-on and off; these can be calculated as:

### **Equation 24**

$$\textbf{P}_{SW} ~=~ \textbf{V}_{IN} \cdot \textbf{I}_{OUT} \cdot \frac{(\textbf{T}_{RISE} + \textbf{T}_{FALL})}{2} \cdot \textbf{Fsw} ~=~ \textbf{V}_{IN} \cdot \textbf{I}_{OUT} \cdot \textbf{T}_{SW} \cdot \textbf{F}_{SW}$$

where  $T_{RISE}$  and  $T_{FALL}$  are the overlap times of the voltage across the high-side power switch (V<sub>DS</sub>) and the current flowing into it during turn-on and turn-off phases, as shown in *Figure 7*.  $T_{SW}$  is the equivalent switching time. For this device the typical value for the equivalent switching time is 20 ns.

c) Quiescent current losses, calculated as:

## **Equation 25**

$$\mathsf{P}_{\mathsf{Q}} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{Q}}$$

where  $I_Q$  is the quiescent current ( $I_Q$ =2.5 mA maximum).

The junction temperature  $T_J$  can be calculated as:



**Equation 26** 

$$T_{J} = T_{A} + Rth_{JA} \cdot P_{TOT}$$

where  $T_A$  is the ambient temperature and  $P_{TOT}$  is the sum of the power losses just seen.

Rth<sub>JA</sub> is the equivalent thermal resistance junction-to-ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junction to the ambient. For this device the path through the exposed pad is the one conducting the largest amount of heat. The Rth<sub>JA</sub> measured on the demonstration board described in the following paragraph is about 40 °C/W for the VFQFPN and HSOP packages.




Figure 7. Switching losses

# 6.5 Layout considerations

The PC board layout of switching DC-DC regulator is very important to minimize the noise injected in high impedance nodes, to reduce interference generated by the high switching current loops and to optimize the reliability of the device.

In order to avoid EMC problems, the high switching current loops must be as short as possible. In the buck converter there are two high switching current loops: during the ontime, the pulsed current flows through the input capacitor, the high-side power switch, the inductor and the output capacitor; during the off-time, through the low-side power switch, the inductor and the output capacitor.



DocID023654 Rev 3


The input capacitor connected to VINSW must be placed as close as possible to the device, to avoid spikes on VINSW due to the stray inductance and the pulsed input current.

In order to prevent dynamic unbalance between VINSW and VINA, the trace connecting the VINA pin to the input must be derived from VINSW and design local ceramic bypass capacitor (1  $\mu$ F) as close as possible to the VINA pin.

The feedback pin (FB) connection to the external resistor divider is a high impedance node, so the interference can be minimized routing the feedback node with a very short trace and as far as possible from the high current paths.

A single point connection from signal ground to power ground is suggested.

Thanks to the exposed pad of the device, the ground plane helps to reduce the thermal resistance junction-to-ambient; so a large ground plane, soldered to the exposed pad, enhances the thermal performance of the converter allowing high power conversion.



#### Figure 8. Suggested PCB layout

# 7 Typical characteristics






Figure 11. Start at full load 4 A

Figure 12. Efficiency vs. I<sub>OUT</sub>@ different Vo values










#### 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Dim.		mm	
	Min.	Тур.	Max.
А	0.80	0.90	1.00
A1		0.02	0.05
A3		0.20	
b	0.23	0.30	0.38
D	3.90	4.00	4.10
D2	2.82	3.00	3.23
E	3.90	4.00	4.10
E2	2.05	2.20	2.30
e		0.80	
L	0.40	0.50	0.60

Table 9. VFQFPN8	(4 x 4 x 1.08 mm)	) mechanical data
		Internation data




## Figure 14. VFQFPN8 (4x4x1.08 mm) package dimensions



Dim.		mm	
	Min.	Тур.	Max.
А			1.70
A1	0.00		0.15
A2	1.25		
b	0.31		0.51
С	0.17		0.25
D	4.80	4.90	5.00
Е	5.80	6.00	6.20
E1	3.80	3.90	4.00
е		1.27	
h	0.25		0.50
L	0.40		1.27
k	0		8
CCC			0.10

Table 10. HSOP8 mechanical data

Figure 15. HSOP8 package dimensions





# 9 Ordering information

Table 1'	I. Ordering	information

Order code	Package
ST1S41PUR	VFQFPN 4x4 8L
ST1S41PHR	HSOP8



# 10 Revision history

Date	Revision	Changes
14-Sep-2012	1	Initial release.
24-Apr-2013	2	Updated Table 4: Electrical characteristics and Table 11: Ordering information.
28-Aug-2019	3	Updated Section 5.4: Enable function.

Table 12. Document revision history

