


Smartcard interface

Features

- Designed to be compatible with the NDS conditional access system
- IC card interface
- 3 or 5 V supply for the IC (V_{DD} and GND)
- Three specifically protected half-duplex bidirectional buffered I/O lines to card contacts C4, C7 and C8
- DC-DC converter for V_{CC} generation separately powered from a 5 V ± 20% supply (V_{DDP} and PGND)
- 3 or 5 V ± 5 % regulated card supply voltage (V_{CC}) with appropriate decoupling has the following capabilities:
 - I_{CC} < 80 mA at V_{DDP} = 4 to 6.5 V
 - Handles current spikes of 40 nA up to 20 MHz
 - Controls rise and fall times
 - Filtered overload detection at approximately 120 mA
- Thermal and short-circuit protection on all card contacts
- Automatic activation and deactivation sequences; initiated by software or by hardware in the event of a short-circuit, card take-off, overheating, V_{DD} or V_{DDP} drop-out
- Enhanced ESD protection on card side (> 6 kV)
- 26 MHz integrated crystal oscillator
- Clock generation for cards up to 20 MHz (divided by 1, 2, 4 or 8 through CLKDIV1 and CLKDIV2 signals) with synchronous frequency changes
- Non-inverted control of RST via pin RSTIN



- ISO 7816, GSM11.11 and EMV (payment systems) compatibility
- Supply supervisor for spike-killing during power-on and power-off and power-on reset (threshold fixed internally or externally by a resistor bridge)
- Built-in debounce on card presence contacts
- One multiplexed status signal off

Description

The ST8024 is a complete low cost analog interface for asynchronous 3 V and 5 V smart cards. It can be placed between the card and the microcontroller with few external components to perform all supply protection and control functions. ST8024 is a direct replacement of ST8004.

Main applications are: smartcard readers for settop-box, IC card readers for banking, identification, pay TV.

Table 1. Device summary

| Order codes | Temperature range | Packages | Packaging |
|-------------|-------------------|-------------------------|---------------------|
| ST8024CDR | - 25 to 85 °C | SO-28 (tape and reel) | 1000 parts per reel |
| ST8024CTR | - 25 to 85 °C | TSSOP28 (tape and reel) | 2500 parts per reel |

Contents ST8024

Contents

| 1 | Diag | ram |
|---|-------|--|
| 2 | Pin o | configuration |
| 3 | Maxi | mum ratings |
| 4 | Elect | trical characteristics 9 |
| 5 | Fund | ctional description16 |
| | 5.1 | Power supply |
| | 5.2 | Voltage supervisor |
| | | 5.2.1 Without external divider on pin PORADJ |
| | | 5.2.2 With an external divider on pin PORADJ |
| | | 5.2.3 Application examples |
| | 5.3 | Clock circuitry |
| | 5.4 | I/O transceivers |
| | 5.5 | Inactive mode |
| | 5.6 | Activation sequence |
| | 5.7 | Active mode |
| | 5.8 | Deactivation sequence |
| | 5.9 | V _{CC} generator |
| | 5.10 | Fault detection |
| 6 | Appl | lication |
| 7 | Pack | age mechanical data |
| 8 | Revi | sion history 30 |

ST8024 List of tables

List of tables

| Table 1. | Device summary | 1 |
|-----------|---|------|
| Table 2. | Pin description | |
| Table 3. | Absolute maximum ratings | 8 |
| Table 4. | Thermal data | 8 |
| Table 5. | Recommended operating conditions | 8 |
| Table 6. | Electrical characteristics over recommended operating condition | 9 |
| Table 7. | Step-up converter | . 10 |
| Table 8. | Card supply voltage characteristics | . 10 |
| Table 9. | Crystal connection (pins XTAL1 and XTAL2) | . 11 |
| Table 10. | Data lines (pins I/O, I/OUC, AUX1, AUX2, AUX1UC AND AUX2UC) | . 11 |
| Table 11. | Data lines to card reader (pins I/O, AUX1 AND AUX2 with integrated | |
| | 11 k Ω pull-up resistor to V _{CC} | . 11 |
| Table 12. | Data lines to microcontroller (pins I/OUC, AUX1UC AND AUX2UC with | |
| | integrated 11 k Ω pull-up resistor to V_{DD} | . 12 |
| Table 13. | Internal oscillator | . 12 |
| Table 14. | Reset output to card reader (pin RST) | . 13 |
| Table 15. | Clock output to card reader (pin CLK) | . 13 |
| Table 16. | Control inputs (pins CLKDIV1, CLKDIV2, CMDVCC, RSTIN and 5 V / 3 V | . 14 |
| Table 17. | Card presence inputs (pins PRES and PRES) | . 14 |
| Table 18. | Interrupt output (pin OFF NMOS drain with integrated 20 k Ω pull-up resistor to V _{DD}); | |
| Table 19. | Protection and limitation | |
| Table 20. | Timing | . 15 |
| Table 21. | Clock frequency selection | |
| Table 22. | Card presence indicator | . 19 |
| Table 23. | Document revision history | . 30 |

List of figures ST8024


List of figures

| Figure 1. | Block diagram | 5 |
|-----------|---|------|
| Figure 2. | Pin connections | |
| Figure 3. | Definition of output and input transition times | . 15 |
| Figure 4. | Voltage supervisor | . 17 |
| Figure 5. | Activation sequence using RSTIN and CMDVCC | . 20 |
| Figure 6. | Activation sequence at t ₃ | . 20 |
| Figure 7. | Deactivation sequence | . 21 |
| Figure 8. | Behavior of OFF, CMDVCC, PRES and V _{CC} | . 22 |
| Figure 9. | Emergency deactivation sequence (card extraction) | . 23 |
| | Application diagram | |

ST8024 Diagram

1 Diagram

Figure 1. Block diagram



Pin configuration ST8024

2 Pin configuration

Figure 2. Pin connections




Table 2. Pin description

| Table 2. | r iii descript | 1011 |
|----------|--------------------|--|
| Pin n° | Symbol | Name and function |
| 1 | CLKDIV1 | Control of CLK frequency |
| 2 | CLKDIV2 | Control of CLK frequency |
| 3 | 5V/ 3V | V _{CC} selection pin |
| 4 | PGND | Power ground for step-up converter |
| 5 | C1+ | External cap. for step-up converter |
| 6 | V _{DDP} | Power supply for step-up converter |
| 7 | C1- | External cap. step-up converter |
| 8 | V _{UP} | Output of step-up converter |
| 9 | PRES | Card presence input (active low) |
| 10 | PRES | Card presence input (active high) |
| 11 | I/O | Data line to and from card (C7) (internal 11 k Ω pull-up resistor connected to V_{CC}) |
| 12 | AUX2 | Auxiliary line to and from card (C8) (internal 11 k Ω pull-up resistor connected to V $_{CC}$) |
| 13 | AUX1 | Auxiliary line to and from card (C4) (internal 11 k Ω pull-up resistor connected to V $_{CC}$) |
| 14 | CGND | Ground for card signal (C5) |
| 15 | CLK | Clock to card (C3) |
| 16 | RST | Card reset (C2) |
| 17 | V _{CC} | Supply voltage for the card (C1) |
| 18 | V _{THSEL} | Deactivation threshold selector pin (under voltage lock-out) |

ST8024 Pin configuration

Table 2. Pin description (continued)

| Pin n° | Symbol | Name and function |
|--------|----------|---|
| 19 | CMDVCC | Start activation sequence input (active low) |
| 20 | RSTIN | Card reset input from MCU |
| 21 | V_{DD} | Supply voltage |
| 22 | GND | Ground |
| 23 | OFF | Interrupt to MCU (active low) |
| 24 | XTAL1 | Crystal or external clock input |
| 25 | XTAL2 | Crystal connection (leave this pin open if external clock is used) |
| 26 | I/OUC | MCU data I/O line (internal 11 k Ω pull-up resistor connected to V $_{DD}$) |
| 27 | AUX1UC | Non-inverting receiver input (internal 11 $k\Omega$ pull-up resistor connected to V_{DD}) |
| 28 | AUX2UC | Non-inverting receiver input (internal 11 k Ω pull-up resistor connected to V_{DD}) |

Maximum ratings ST8024

3 Maximum ratings

Table 3. Absolute maximum ratings

| Symbol | Parameter | Min. | Max. | Unit |
|---------------------|---|------|-----------------------|------|
| $V_{DD,} V_{DDP}$ | Supply voltage | -0.3 | 7 | V |
| V _{n1} | Voltage on pins XTAL1, XTAL2, 5V/3V, RSTIN, AUX2UC, AUX1UC, I/OUC, CLKDIV1, CLKDIV2, PORADJ, CMDVCC, PRES, PRES and OFF | -0.3 | V _{DD} + 0.3 | V |
| V _{n2} | Voltage on card contact pins I/O, RST, AUX1, AUX2 and CLK | -0.3 | V _{CC} + 0.3 | V |
| V _{n3} | Voltage on pins V _{UP} S1 and S2 | | 7 | V |
| ESD1 | MIL-STD-883 class 3 on card contact pins, PRES and PRES (1) (2) | -6 | 6 | kV |
| ESD2 | MIL-STD-883 class 2 on microcontroller contact pins and RSTIN ⁽¹⁾ ⁽²⁾ | -2 | 2 | kV |
| T _{J(MAX)} | Maximum operating junction temperature | | 150 | °C |
| T _{STG} | Storage temperature range | -40 | 150 | °C |

^{1.} All card contacts are protected against any short with any other card contact

Functio

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4. Thermal data

| Symbol | Parameter | Condition | SO-28 | TSSOP28 | Unit |
|-------------------|---|--|-------|---------|------|
| R _{thJA} | Thermal resistance junction-ambient temperature | Multilayer test board (Jedec standard) | 56 | 50 | °K/W |

Table 5. Recommended operating conditions

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------|-------------------|-----------------|------|------|------|------|
| T _A | Temperature range | | -25 | | 85 | °C |

^{2.} Method 3015 (HBM, 1500 Ω , 100 pF) 3 positive pulses and 3 negative pulses on each pin referenced to ground.

4 Electrical characteristics

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_{A} = 25 $^{\circ}C.$

Table 6. Electrical characteristics over recommended operating condition

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--------------------------|---|---|------|------|------|-------|
| V _{DD} | Supply voltage | | 2.7 | | 6.5 | V |
| V | Supply voltage for the | V _{CC} = 5V; II _{CC} I < 80 mA | 4.0 | 5 | 6.5 | V |
| V_{DDP} | voltage doubler | V _{CC} = 5V; II _{CC} I < 20 mA | 3.0 | | 6.5 | \ \ \ |
| | Supply current | Card Inactive | | | 1.2 | mA |
| I _{DD} | Supply current | Card Active; f _{CLK} = f _{XTAL} ; C _L = 30pF | | | 1.5 | IIIA |
| | | Inactive mode | | | 0.1 | |
| I _{DDP} | DC-DC converter supply | Active mode; f _{CLK} = f _{XTAL} ; C _L = 30pF; II _{CC} I = 0 | | | 10 | mA |
| DDI | current | V _{CC} = 5V; II _{CC} I = 80 mA | | | 200 | |
| | | V _{CC} = 3V; II _{CC} I = 65 mA | | | 100 | |
| V _{th2} | Falling threshold voltage on V _{DD} | no external resistors at pin PORADJ; V _{DD} level falling | 2.35 | 2.45 | 2.55 | V |
| V _{HYS2} | Hysteresis of threshold voltage V _{th2} | no external resistors at pin PORADJ | 50 | 100 | 150 | mV |
| V _{th(ext)rise} | External rising threshold voltage on V _{DD} | external resistor bridge at pin PORADJ; V _{DD} level rising | 1.25 | 1.28 | 1.31 | V |
| V _{th(ext)fall} | External falling threshold voltage on V _{DD} | external resistor bridge at pin PORADJ; V _{DD} level falling | 1.19 | 1.22 | 1.25 | V |
| V _{HYS(ext)} | Hysteresis of threshold voltage V _{th(ext)} | external resistor bridge at pin PORADJ | 30 | 60 | 90 | mV |
| $\Delta V_{HYS(ext)}$ | Hysteresis of threshold voltage V _{th(ext)} variation with temperature | external resistor bridge at pin PORADJ | | | 0.25 | mV/K |
| + | Width of internal Power- | no external resistor at pin PORADJ | 4 | 8 | 12 | mo |
| t_{W} | On reset pulse | external resistor bridge at pin PORADJ | 8 | 16 | 24 | ms |
| 1. | Leakage current on pin | V _{PORADJ} < 0.5 V | -0.1 | 4 | 10 | μA |
| ال | PORADJ | V _{PORADJ} > 1.0 V | -1 | | 1 | μΑ |
| P _{TOT} | Total power dissipation | Continuous operation; T _a = -25 to 85°C | | | 0.56 | W |

Electrical characteristics ST8024

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_{A} = 25 °C.

Table 7. Step-up converter

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|--|---|------|------|------|------|
| f _{CLK} | Clock frequency | Card active | 2.2 | | 3.2 | MHz |
| ., | Threshold voltage for step- | 5 V card | 5.2 | 5.8 | 6.2 | |
| | up converter to change to voltage follower | 3 V card | 3.8 | 4.1 | 4.4 | V |
| V | Output voltage on pin V _{UP} | V _{CC} = 5 V | 5.2 | 5.7 | 6.2 | V |
| V _{UP(av)} | (average value) | V _{CC} = 3 V; V _{DDP} = 3.3 V | 3.5 | 3.9 | 4.3 | V |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 $^{\circ}C$ (*Note 1*).

Table 8. Card supply voltage characteristics

| Symbol | Parameter | Test condition | าร | Min. | Тур. | Max. | Unit |
|--------------------------------------|--|---|---------------|------|------|------|------|
| C _{VCC} | External capacitance on pin V _{CC} | Note 2 and Note 3 | | 80 | | 220 | nF |
| | | Card Inactive; II _{CC} I = 0 mA | 5 and 3V card | -0.1 | 0 | 0.1 | |
| | | Card Inactive; II _{CC} I = 1 mA | 5 and 3V card | -0.1 | 0 | 0.3 | |
| V _{CC} | | Card Active; II _{CC} I < 80 mA | 5 V card | 4.75 | 5 | 5.25 | |
| | | Card Active; II _{CC} I < 65 mA | 3 V card | 2.85 | 3 | 3.15 | |
| | Card supply voltage (including ripple voltage) | Card Active; single current pulse $I_P = -100$ mA; $t_p = 2 \mu s$ | 5 V card | 4.65 | 5 | 5.25 | V |
| | | Card Active; single current pulse I _P =-100 mA; t _p =2 µs | 3 V card | 2.76 | 3 | 3.20 | |
| | | Card active; current pulses, Q _P = 40 nAs | 5 V card | 4.65 | 5 | 5.25 | |
| | | | 3 V card | 2.76 | 3 | 3.20 | |
| | | Card Active; current pulses | 5 V card | 4.65 | 5 | 5.25 | |
| | | Q_P =40 nAs with $II_{CC}I$ < 200mA, t_p < 400 ns | 3 V card | 2.76 | 3 | 3.20 | l |
| V _{CC} (RIPPLE) (P-P) | Ripple voltage on V _{CC} (Peak to Peak value) | f _{RIPPLE} = 20 kHz to 200 MHz | Z | | | 350 | mV |
| | | V _{CC} = 0 to 5V | | | | 80 | |
| II _{CC} I | Card supply current | V _{CC} = 0 to 3V | | | | 65 | mA |
| | | V _{CC} short circuit to GND | | 90 | | 120 | |
| S _R | Slew rate | Slew up or down | | 0.08 | 0.15 | 0.22 | V/µs |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 $^{\circ}C.$

Table 9. Crystal connection (pins XTAL1 and XTAL2)

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------------|---|--|---------------------|------|----------------------|------|
| C _{XTAL1,2} | External capacitance on pins XTAIL1, XTAIL2 | Depends on type of crystal or resonator used | | | 15 | pF |
| f _{XTAL} | Crystal frequency | | 2 | | 26 | MHz |
| f _{XTAL1} | Frequency applied on pin XTAL1 | | 0 | | 26 | MHz |
| V _{IH} | High level input voltage on pin XTAIL1 | | 0.7 V _{DD} | | V _{DD} +0.3 | V |
| V _{IL} | Low level input voltage on pin XTAIL1 | | -0.3 | | +0.3V _{DD} | ٧ |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 °C.

Table 10. Data lines (pins I/O, I/OUC, AUX1, AUX2, AUX1UC AND AUX2UC)

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---|---|-----------------|------|------|------|------|
| $t_{D(I/O-I/OUC),} \\ t_{D(I/OUC-I/O)}$ | I/O to I/OUC, I/OUC to I/O falling edge delay | | | | 200 | ns |
| t _{pu} | Active pull-up pulse width | | | | 100 | ns |
| f _{I/O(MAX)} | Maximum frequency on data lines | | | | 1 | MHz |
| C _I | Input capacitance on data lines | | | | 10 | pF |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 $^{\circ}C.$

Table 11. Data lines to card reader (pins I/O, AUX1 AND AUX2 with integrated 11 k Ω pull-up resistor to V_{CC}

| Symbol | Parameter | Test co | nditions | Min. | Тур. | Max. | Unit |
|--------------------------|----------------------------------|-----------------------------|-------------------------------|----------------------|------|----------------------|------|
| V | Output voltage | Inactive mode | NO LOAD | 0 | | 0.1 | V |
| V _{O(inactive)} | Output voltage | mactive mode | I _{O(inactive)} =1mA | | | 0.3 | V |
| I _{O(inactive)} | Output current | Inactive mode; p | oin grounded | | | -1 | mA |
| V _{OH} | High level output voltage | No DC Load | | 0.9 V _{CC} | | V _{CC} +0.1 | |
| | | 5 and 3 V cards | ; I _{OH} < - 40μA | 0.75 V _{CC} | | V _{CC} +0.1 | V |
| | | $ I_{OH} \ge 10 \text{mA}$ | | 0 | | 0.4 | |
| V _{OL} | Low level output voltage | I _{OL} = 1 mA | | 0 | | 0.2 | V |
| VOL | Low level output voltage | $I_{OL} \ge 15 \text{ mA}$ | | V _{CC} -0.4 | | V _{CC} | V |
| V _{IH} | High level input voltage | | | 1.5 | | V _{CC} +0.3 | V |
| V _{IL} | Low level input voltage | | | 0.3 | | 0.8 | V |
| II _{LIH} I | High level input leakage current | $V_{IH} = V_{CC}$ | | | | 10 | μΑ |
| II _{IL} I | Low level input current | V _{IL} = 0 V | | | | 600 | μΑ |

57

Electrical characteristics ST8024

Table 11. Data lines to card reader (pins I/O, AUX1 AND AUX2 with integrated 11 $k\Omega$ pull-up resistor to V_{CC}

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--------------------|-----------------------------|--|------|------|------|------|
| R _{PU} | Integrated pull-up resistor | Pull-up resistor to V _{CC} | 9 | 11 | 13 | kΩ |
| t _{T(DI)} | Data input transition time | V _{IL} max to V _{IH} min. | | | 1.2 | μs |
| t _{T(DO)} | Data output transition time | $V_{O} = 0 \text{ to } V_{CC}; C_{L} \le 80 \text{ pF}; 10\%$ to 90% | | | 0.1 | μs |
| I _{PU} | Current when pull-up active | $V_{OH} = 0.9V_{CC}; C_L = 80 pF$ | -1 | | | mA |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 $^{\circ}C.$

Table 12. Data lines to microcontroller (pins I/OUC, AUX1UC AND AUX2UC with integrated 11 k Ω pull-up resistor to V_{DD}

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|---|---|----------------------|------|----------------------|------|
| V. | High level output voltage | 5 and 3 V card; I _{OH} < - 40μA | 0.75 V _{DD} | | V _{DD} +0.1 | V |
| V _{OH} | i ligit level output voltage | No DC Load | 0.9 V _{DD} | | V _{DD} +0.1 | V |
| V _{OL} | Low level output voltage | I _{OL} = 1 mA | 0 | | 0.3 | V |
| V _{IH} | High level input voltage | | 0.7 V _{DD} | | V _{DD} +0.3 | ٧ |
| V _{IL} | Low level input voltage | | -0.3 | | 0.3 V _{DD} | ٧ |
| II _{LIH} I | High level input leakage current | $V_{IH} = V_{DD}$ | | | 10 | μΑ |
| IILI | Low level input current | V _{IL} = 0 V | | | 600 | μΑ |
| R _{PU} | Internal pull-up resistance to V_{DD} | Pull-up resistor to V _{DD} | 9 | 11 | 13 | kΩ |
| t _{T(DI)} | Data input transition time | V _{IL(max)} to V _{IH(min)} | | | 1.2 | μs |
| t _{T(DO)} | Data output transition time | $V_O = 0 \text{ to } V_{DD}; C_L < 30 \text{ pF};$ 10% to 90% | | | 0.1 | μs |
| I _{PU} | Current when pull-up active | $V_{OH} = 0.9V_{DD}; C_L = 30 pF$ | -1 | | | mA |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 $^{\circ}C.$

Table 13. Internal oscillator

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-----------------------|----------------------------------|-----------------|------|------|------|------|
| f _{OSC(INT)} | Frequency of internal oscillator | Inactive mode | 55 | 140 | 200 | kHz |
| | Prequency of internal oscillator | Active mode | 2.2 | 2.7 | 3.2 | MHz |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 °C

Table 14. Reset output to card reader (pin RST)

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--------------------------------|---------------------------------|--|----------------------|------|-----------------|----------|
| V _{O(inactive)} | Output voltage in inactive mode | I _{O(inactive)} = 1 mA | 0 | | 0.3 | V |
| | | No Load | 0 | | 0.1 | V |
| I _{O(inactive)} | Output current | Inactive mode; pin grounded | 0 | | -1 | mA |
| t _{D(RSTIN-RST)} | RSTN to RST Delay | RST Enable | | | 2 | μs |
| V. | Lave lavel autout valtage | I _{OL} = 200 μA | 0 | | 0.2 | V |
| V _{OL} | Low level output voltage | I _{OL} = 20 mA (current limit) | V _{CC} -0.4 | | V _{CC} | V |
| V | High lovel output voltage | I _{OH} = -200 μA | 0.9V _{CC} | | V _{CC} | V |
| V _{OH} | High level output voltage | I _{OH} = -20 mA (current limit) | 0 | | 0.4 | V |
| t _{R,} t _F | Rise and fall time | $C_L = 100 \text{ pF}; V_{CC} = 5 \text{ or } 3 \text{ V}$ | | | 0.1 | μs |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 $^{\circ}C.$

Table 15. Clock output to card reader (pin CLK)

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--------------------------------|--|--|----------------------|------|-----------------|------|
| V _{O(inactive)} | Output voltage in inactive mode | I _{O(inactive)} = 1 mA | 0 | | 0.3 | V |
| | | No Load | 0 | | 0.1 |] |
| I _{O(inactive)} | Output current | CLK Inactive mode; pin grounded | 0 | | -1 | mA |
| | Low level output voltage | I _{OL} = 200 μA | 0 | | 0.3 | |
| V_{OL} | | I _{OL} = 70 mA (current limit) | V _{CC} -0.4 | | V _{CC} | V |
| | | I _{OH} = -200 μA | 0.9V _{CC} | | V _{CC} | |
| V _{OH} | High level output voltage | I _{OH} = -70 mA (current limit) | 0 | | 0.4 | V |
| t _{R,} t _F | Rise and fall time | C _L = 30 pF (<i>Note 4</i>) | | | 16 | ns |
| δ | Duty factor (except for f _{XTALS}) | C _L = 30 pF (<i>Note 4</i>) | 45 | | 55 | % |
| S _R | Slew rate | Slew up or down; C _L = 30 pF | 0.2 | | | V/ns |

577

Electrical characteristics ST8024

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 °C (*Note 5*)

Table 16. Control inputs (pins CLKDIV1, CLKDIV2, CMDVCC, RSTIN and 5 V / 3 V

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|----------------------------|---------------------|--------------------|------|--------------------|------|
| V_{IL} | Input voltage low | | -0.3 | | 0.3V _{DD} | V |
| V _{IH} | Input voltage high | | 0.7V _{DD} | | V_{DD} | V |
| II _{LIH} I | Input leakage current high | $V_{IH} = V_{DD}$ | | | 1 | μΑ |
| II _{LIL} I | Input leakage current low | V _{IL} = 0 | | | 1 | μΑ |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 °C (*Note 6*)

Table 17. Card presence inputs (pins PRES and PRES)

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|----------------------------|---------------------|---------------------|------|----------------------|------|
| V _{IL} | Input voltage low | | -0.3 | | 0.3 V _{DD} | V |
| V _{IH} | Input voltage high | | 0.7 V _{DD} | | V _{DD} +0.3 | V |
| II _{LIH} I | Input leakage current high | $V_{IH} = V_{DD}$ | | | 5 | μΑ |
| II _{LIL} I | Input leakage current low | V _{IL} = 0 | | | 5 | μA |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 $^{\circ}C$

Table 18. Interrupt output (pin $\overline{\text{OFF}}$ NMOS drain with integrated 20 k Ω pull-up resistor to V_{DD});

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-----------------|-----------------------------|--|----------------------|------|------|------|
| V _{OL} | Low level output voltage | I _{OL} = 2 mA | 0 | | 0.3 | V |
| V _{OH} | High level output voltage | I _{OH} = -15 μA | 0.75 V _{DD} | | | V |
| R _{PU} | Integrated pull-up resistor | 20k Ω Pull-up resistor to V _{DD} | 16 | 20 | 24 | kΩ |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_{A} = 25 $^{\circ}C.$

Table 19. Protection and limitation

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|------------------------|--|-----------------|------|------|------|------|
| II _{CC(SD)} I | Shutdown and limitation current pin V_{CC} | | 90 | | 120 | mA |
| I _{I/O(lim)} | limitation current pins I/O, AUX1 and AUX2 | | -15 | | 15 | mA |
| I _{CLK(lim)} | limitation current pin CLK | | -70 | | 70 | mA |
| I _{RST(lim)} | limitation current pin RST | | -20 | | 20 | mA |
| T _{SD} | Shut down temperature | | | 150 | | °C |

 V_{DD} = 3.3 V, V_{DDP} = 5 V, f_{XTAL} = 10 MHz, unless otherwise noted. Typical values are to T_A = 25 °C.


Table 20. Timing

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-----------------------|--|-----------------|------|------|------|------|
| t _{ACT} | Activation time | (See Figure 5) | | 180 | 220 | μs |
| t _{DE} | Deactivation time | (See Figure 7) | 60 | 80 | 100 | μs |
| t ₃ | Start of the windows for sending CLK to card | (See Figure 6) | | | 130 | μs |
| t ₅ | End of the windows for sending CLK to card | (See Figure 6) | 140 | | | μs |
| t _{debounce} | Debounce time pins PRES and PRES | (See Figure 8) | 140 | | | μs |

Note: 1 All parameters remain within limits but are tested only statistically for the temperature range. When a parameter is specified as a function of V_{DD} or V_{CC} it means their actual value at the moment of measurement.

- To meet these specifications, pin V_{CC} should be decoupled to CGND using two ceramic multilayer capacitors of low ESR both with values of 100 nF and 100 nF (see Figure 10).
- 3 Permitted capacitor values are 100 + 100 nF, or 220 nF.
- 4 Transition time and duty factor definitions are shown in Figure 3; $\delta = t_1/(t_1 + t_2)$.
- 5 Pin CMDVCC is active LOW; pin RSTIN is active HIGH; for CLKDIV1 and CLKDIV2 functions see Table 20
- 6 Pin PRES is active LOW; pin PRES is active HIGH see Figure 8 and Figure 9; PRES has an integrated 1.25 μA current source to GND. (PRES to V_{DD}); the card is considered present if at least one of the inputs PRES or PRES is active.

Figure 3. Definition of output and input transition times



577

5 Functional description

Throughout this document it is assumed that the reader is familiar with ISO7816 terminology.

5.1 Power supply

The supply pins for the IC are V_{DD} and GND. V_{DD} should be in the range of 2.7 to 6.5 V. All signals interfacing with the system controller are referred to V_{DD} , therefore V_{DD} should also supply the system controller. All card reader contacts remain inactive during power-on or power-off.

The internal circuits are maintained in the reset state until V_{DD} reaches $V_{th2} + V_{hys2}$ and for the duration of the internal power-on reset pulse, t_W (see *Figure 4*). When V_{DD} falls below V_{th2} , an automatic deactivation of the contacts is performed.

A DC-DC converter is incorporated to generate the 5 or 3 V card supply voltage (V_{CC}). The DC-DC converter should be supplied separately by V_{DDP} and PGND. Due to the possibility of large transient currents, the two 100 nF capacitors of the DC-DC converter should be located as near as possible to the IC and have an ESR less than 100 m Ω .

The DC-DC converter functions as a voltage doubler or a voltage follower according to the respective values of V_{CC} and V_{DDP} (both have thresholds with a hysteresis of 100 mV).

The DC-DC converter function changes as follows:

 $V_{CC} = 5 \text{ V}$ and $V_{DDP} > 5.8 \text{ V}$; voltage follower

 $V_{CC} = 5 \text{ V}$ and $V_{DDP} < 5.7 \text{ V}$; voltage doubler

 $V_{CC} = 3 \text{ V}$ and $V_{DDP} > 4.1 \text{ V}$; voltage follower

 $V_{CC} = 3 \text{ V}$ and $V_{DDP} < 4.0 \text{ V}$; voltage doubler.

Supply voltages V_{DD} and V_{DDP} may be applied to the IC in any sequence.

After powering the device, OFF remains LOW until CMDVCC is set HIGH.

During power off, OFF falls LOW when V_{DD} is below the falling threshold voltage.

5.2 Voltage supervisor

5.2.1 Without external divider on pin PORADJ

The voltage supervisor surveys the V_{DD} supply. A defined reset pulse of approximately 8 ms (t_W) is used internally to keep the IC inactive during power-on or power-off of the V_{DD} supply (see *Figure 4*).

As long as V_{DD} is less than $V_{th2} + V_{hys2}$, the IC remains inactive whatever the levels on the command lines. This state also lasts for the duration of t_W after V_{DD} has reached a level higher than $V_{th2} + V_{hys2}$. When V_{DD} falls below V_{th2} , a deactivation sequence of the contacts is performed.




Figure 4. Voltage supervisor

5.2.2 With an external divider on pin PORADJ

If an external resistor bridge is connected to pin PORADJ (R1 and R2 in *Figure 1*), then the following occurs:

 The internal threshold voltage V_{th2} is overridden by the external voltage and by the hysteresis, therefore:

```
\begin{split} &V_{th2(ext)(rise)} = (1 + R1/R2) \ x \ (V_{bridge} + V_{hys(ext)}/2) \\ &V_{th2(ext)(fall)} = (1 + R1/R2) \ x \ (V_{bridge} \ V_{hys(ext)}/2) \\ &\text{where } V_{bridge} = 1.25 \ V \ \text{typ. and } V_{hys(ext)} = 60 \ \text{mV typ.} \end{split}
```

The reset pulse width t_W is doubled to approximately 16 ms.

Input PORADJ is biased internally with a pull-down current source of 4 μ A which is removed when the voltage on pin PORADJ exceeds 1 V.

This ensures that after detection of the external bridge by the IC during power-on, the input current on pin PORADJ does not cause inaccuracy of the bridge voltage.

The minimum threshold voltage should be higher than 2 V. The maximum threshold voltage may be up to V_{DD} .

5.2.3 Application examples

The voltage supervisor is used as power-on reset and as supply dropout detection during a card session. Supply dropout detection is to ensure that a proper deactivation sequence is followed before the voltage is too low. For the internal voltage supervisor to function, the system microcontroller should operate down to 2.35 V to ensure a proper deactivation sequence. If this is not possible, external resistor values can be chosen to overcome the problem.

5.3 Clock circuitry

The card clock signal (CLK) is derived from a clock signal input to pin XTAL1 or from a crystal operating at up to 26 MHz connected between pins XTAL1 and XTAL2.

The clock frequency can be f_{XTAL} , $1/2 \times f_{XTAL}$, $1/4 \times f_{XTAL}$ or $1/8 \times f_{XTAL}$. Frequency selection is made via inputs CLKDIV1 and CLKDIV2 (see *Table 21*).

| CLKDIV1 | CLKDIV2 | f _{CLK} |
|---------|---------|----------------------|
| 0 | 0 | f _{XTAL} /8 |
| 0 | 1 | f _{XTAL} /4 |
| 1 | 1 | f _{XTAL} /2 |
| 1 | 0 | f _{XTAL} |

Table 21. Clock frequency selection (1)

The frequency change is synchronous, which means that during transition no pulse is shorter than 45 % of the smallest period, and that the first and last clock pulses about the instant of change have the correct width.

When changing the frequency dynamically, the change is effective for only eight periods of XTAL1 after the command. The duty factor of f_{XTAL} depends on the signal present at pin XTAL1. In order to reach a 45 to 55 % duty factor on pin CLK, the input signal on pin XTAL1 should have a duty factor of 48 to 52 % and transition times of less than 5 % of the input signal period.

If a crystal is used, the duty factor on pin CLK may be 45 to 55 % depending on the circuit layout and on the crystal characteristics and frequency. In other cases, the duty factor on pin CLK is guaranteed between 45 and 55 % of the clock period.

The crystal oscillator runs as soon as the IC is powered up. If the crystal oscillator is used, or if the clock pulse on pin XTAL1 is permanent, the clock pulse is applied to the card as shown in the activation sequences shown in *Figure 5* and *Figure 6*

If the signal applied to XTAL1 is controlled by the system microcontroller, the clock pulse will be applied to the card when it is sent by the system microcontroller (after completion of the activation sequence).

5.4 I/O transceivers

The three data lines I/O, AUX1 and AUX2 are identical. The idle state is realized by both I/O and I/OUC lines being pulled HIGH via a 11 k Ω resistor (I/O to V $_{CC}$ and I/OUC to V $_{DD}$). Pin I/O is referenced to V $_{CC}$, and pin I/OUC to V $_{DD}$, thus allowing operation when V $_{CC}$ is not equal to V $_{DD}$. The first side of the transceiver to receive a falling edge becomes the master. An anti-latch circuit disables the detection of falling edges on the line of the other side, which then becomes a slave. After a time delay t $_{d(edge)}$, an N transistor on the slave side is turned on, thus transmitting the logic 0 present on the master side. When the master side returns to logic 1, a P transistor on the slave side is turned on during the time delay t $_{pu}$ and then both sides return to their idle states. This active pull-up feature ensures fast LOW-to-HIGH transitions; it is able to deliver more than 1 mA at an output voltage of up to 0.9 V $_{CC}$ into an 80 pF load. At the end of the active pull-up pulse, the output voltage depends only on the internal pull-up resistor and the load current. The current to and from the card I/O lines is limited internally to 15 mA and the maximum frequency on these lines is 1 MHz.

The status of pins CLKDIV1 and CLKDIV2 must not be changed simultaneously; a delay of 10 ns minimum between changes is needed; the minimum duration of any state of CLK is eight periods of XTAL1.

5.5 Inactive mode

After a power-on reset, the circuit enters the inactive mode. A minimum number of circuits are active while waiting for the microcontroller to start a session:

- All card contacts are inactive (approximately 200 Ω to GND)
- Pins I/OUC, AUX1UC and AUX2UC are in the high-impedance state (11 k Ω pull-up resistor to V_{DD})
- Voltage generators are stopped
- XTAL oscillator is running
- Voltage supervisor is active
- The internal oscillator is running at its low frequency.

5.6 Activation sequence

After power-on and after the internal pulse width delay, the system microcontroller can check the presence of a card using the signals OFF and CMDVCC as shown in *Table 22*.

If the card is in the reader (this is the case if <u>PRES</u> or <u>PRES</u> is active), the system microcontroller can start a card session by pulling <u>CMDVCC</u> LOW. The following sequence then occurs (see *Figure 6*):

- 1. CMDVCC is pulled LOW and the internal oscillator changes to its high frequency (t₀).
- 2. The voltage doubler is started (between t_0 and t_1).
- 3. V_{CC} rises from 0 to 5 V (or 3 V) with a controlled slope ($t_2 = t_1 + 1.5 \text{ x T}$) where T is 64 times the period of the internal oscillator (approximately 25 μ s).
- 4. I/O, AUX1 and AUX2 are enabled ($t_3 = t_1 + 4T$) (these were pulled LOW until this moment).
- 5. CLK is applied to the C3 contact of the card reader (t_4) .
- 6. RST is enabled $(t_5 = t_1 + 7T)$.

The clock may be applied to the card using the following sequence (see *Figure 5*):


- 1. Set RSTIN HIGH.
- 2. Set CMDVCC LOW.
- 3. Reset RSTIN LOW between t₃ and t₅; CLK will start at this moment.
- 4. RST remains LOW until t₅, when RST is enabled to be the copy of RSTIN.
- 5. After t₅, RSTIN has no further affect on CLK; this allows a precise count of CLK pulses before toggling RST.

If the applied clock is not needed, then CMDVCC may be set LOW with RSTIN LOW. In this case, CLK will start at t_3 (minimum 200 ns after the transition on I/O), and after t_5 , RSTIN may be set HIGH in order to obtain an Answer To Request (ATR) from the card.


Activation should not be performed with RSTIN held permanently HIGH

Table 22. Card presence indicator

| OFF | CMDVCC | Indication |
|-----|--------|------------------|
| Н | Н | Card present |
| L | Н | Card not present |







5.7 Active mode

When the activation sequence is completed, the ST8024 will be in its active mode. Data are exchanged between the card and the microcontroller via the I/O lines.

The ST8024 is designed for cards without V_{PP} (the voltage required to program or erase the internal non-volatile memory).

5.8 Deactivation sequence

When a session is completed, the microcontroller sets the $\overline{\text{CMDVCC}}$ line HIGH. The circuit then executes an automatic deactivation sequence by counting the sequencer back and finishing in the inactive mode (see *Figure 7*):

- 1. RST goes LOW (t₁₀).
- 2. CLK is held LOW ($t_{12} = t_{10} + 0.5 \text{ x T}$) where T is 64 times the period of the internal oscillator (approximately 25 µs).
- 3. I/O, AUX1 and AUX2 are pulled LOW ($t_{13} = t_{10} + T$).
- 4. V_{CC} starts to fall towards zero ($t_{14} = t_{10} + 1.5 \times T$).
- 5. The deactivation sequence is complete at t_{de} , when V_{CC} reaches its inactive state.
- 6. V_{UP} falls to zero (t_{15} = t_{10} + 5T) and all card contacts become low-impedance to GND; I/OUC, AUX1UC and AUX2UC remain at V_{DD} (pulled-up via a 11 k Ω resistor).
- 7. The internal oscillator returns to its lower frequency.




Figure 7. Deactivation sequence

5.9 V_{CC} generator

The V_{CC} generator has a capacity to supply up to 80 mA continuously at 5 V and 65 mA at 3 V. An internal overload detector operates at approximately 120 mA. Current samples to the

detector are internally filtered, allowing spurious current pulses up to 200 mA with a duration in the order of µs to be drawn by the card without causing deactivation. The average current must stay below the specified maximum current value. For reasons of V_{CC} voltage accuracy, a 100 nF capacitor with an ESR < 100 m Ω should be tied to CGND near to pin V_{CC}, and 100 nF capacitor with the same ESR should be tied to CGND near card reader contact C1.

5.10 Fault detection

The following fault conditions are monitored:

- Short-circuit or high current on V_{CC}
- Removal of a card during a transaction
- V_{DD} dropping
- DC-DC converter operating out of the specified values (V_{DDP} too low or current from V_{IIP} too high)
- Overheating.
- There are two different cases (see Figure 8):
- CMDVCC HIGH outside a card session. Output OFF is LOW if a card is not in the card reader, and HIGH if a card is in the reader. A voltage drop on the V_{DD} supply is detected by the supply supervisor, this generates an internal Power-on reset pulse but does not act upon OFF. No short-circuit or overheating is detected because the card is not powered-up.
- CMDVCC LOW within a card session. Output OFF goes LOW when a fault condition is detected. As soon as this occurs, an emergency deactivation is performed automatically (see Figure 9). When the system controller resets CMDVCC to HIGH it may sense the OFF level again after completing the deactivation sequence. This distinguishes between a hardware problem or a card extraction (OFF goes HIGH again if a card is present).

Depending on the type of card-present switch within the connector (normally-closed or normally-open) and on the mechanical characteristics of the switch, bouncing may occur on the PRES signals at card insertion or withdrawal.

There is a debounce feature in the device with an 8 ms typical duration (see *Figure 8*). When a card is inserted, output OFF goes HIGH only at the end of the debounce time.

When the card is extracted, an automatic deactivation sequence of the card is performed on the first true/false transition on PRES or PRES and output OFF goes LOW.




Figure 8. Behavior of OFF, CMDVCC, PRES and V_{CC}





Figure 9. Emergency deactivation sequence (card extraction)

Application ST8024

6 Application

Figure 10. Application diagram




- (1) These capacitors must be of the low ESR-type and be placed near the IC (within 100 mm).
- (2) ST8024 and the microcontroller must use the same V_{DD} supply.
- (3) Make short, straight connections between CGND, C5 and the ground connection to the capacitor.
- (4) Mount one low ESR-type 100 nF capacitor close to pin $V_{\mbox{\footnotesize CC}}$.
- (5) Mount one low ESR-type 100 nF capacitor close to C1 contact.
- (6) The connection to C3 should be routed as far from C2, C7, C4 and C8 and, if possible, surrounded by grounded tracks.
- (7) Optional resistor bridge for changing the threshold of V_{DD} . If this bridge is not required pin 18 should be connected to ground.

7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


SO-28 mechanical data

| Dim | | mm. | | | inch. | |
|------|-------|-------|-------|--------|-------|-------|
| Dim. | Min. | Тур. | Max. | Min. | Тур. | Max. |
| А | | | 2.65 | | | 0.104 |
| a1 | 0.1 | | 0.3 | 0.004 | | 0.012 |
| b | 0.35 | | 0.49 | 0.014 | | 0.019 |
| b1 | 0.23 | | 0.32 | 0.009 | | 0.012 |
| С | | 0.5 | | | 0.020 | |
| c1 | | | 45° | (typ.) | | |
| D | 17.70 | | 18.10 | 0.697 | | 0.713 |
| E | 10.00 | | 10.65 | 0.393 | | 0.419 |
| е | | 1.27 | | | 0.050 | |
| e3 | | 16.51 | | | 0.650 | |
| F | 7.40 | | 7.60 | 0.291 | | 0.300 |
| L | 0.50 | | 1.27 | 0.020 | | 0.050 |
| S | | • | 8° (r | nax.) | • | |



TSSOP28 mechanical data


| Dim. | | mm. | | | inch. | |
|--------|------|----------|------|-------|------------|--------|
| Dilli. | Min. | Тур. | Max. | Min. | Тур. | Max. |
| А | | | 1.2 | | | 0.047 |
| A1 | 0.05 | | 0.15 | 0.002 | 0.004 | 0.006 |
| A2 | 0.8 | 1 | 1.05 | 0.031 | 0.039 | 0.041 |
| b | 0.19 | | 0.30 | 0.007 | | 0.012 |
| С | 0.09 | | 0.20 | 0.004 | | 0.0079 |
| D | 9.6 | 9.7 | 9.8 | 0.378 | 0.382 | 0.386 |
| E | 6.2 | 6.4 | 6.6 | 0.244 | 0.252 | 0.260 |
| E1 | 4.3 | 4.4 | 4.48 | 0.169 | 0.173 | 0.176 |
| е | | 0.65 BSC | | | 0.0256 BSC | |
| К | 0° | | 8° | 0° | | 8° |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |



577


| Tabe a reci do Ed incentantea date | Tape | & reel | SO-28 | mechanical | data |
|------------------------------------|------|--------|--------------|------------|------|
|------------------------------------|------|--------|--------------|------------|------|

| Dim | | mm. | | | inch. | |
|------|------|------|------|-------|-------|--------|
| Dim. | Min. | Тур. | Max. | Min. | Тур. | Max. |
| А | | | 330 | | | 12.992 |
| С | 12.8 | | 13.2 | 0.504 | | 0.519 |
| D | 20.2 | | | 0.795 | | |
| N | 60 | | | 2.362 | | |
| Т | | | 30.4 | | | 1.197 |
| Ao | 10.8 | | 11.0 | 0.425 | | 0.433 |
| Во | 18.2 | | 18.4 | 0.716 | | 0.724 |
| Ko | 2.9 | | 3.1 | 0.114 | | 0.122 |
| Po | 3.9 | | 4.1 | 0.153 | | 0.161 |
| Р | 11.9 | | 12.1 | 0.468 | | 0.476 |



| Tape 8 | Q rc | T ام | 222 | 1 P28 | mac | han | ical | data |
|---------|------------------|-------|-----|--------------|-------|------|------|------|
| I abt (| α ι | ;ei i | 336 | JF 40 | IIIEC | Hall | ICai | uala |

| Dim. | | mm. | | | inch. | |
|--------|------|------|------|-------|-------|--------|
| Dilli. | Min. | Тур. | Max. | Min. | Тур. | Max. |
| А | | | 330 | | | 12.992 |
| С | 12.8 | | 13.2 | 0.504 | | 0.519 |
| D | 20.2 | | | 0.795 | | |
| N | 60 | | | 2.362 | | |
| Т | | | 22.4 | | | 0.882 |
| Ao | 6.8 | | 7 | 0.268 | | 0.276 |
| Во | 10.1 | | 10.3 | 0.398 | | 0.406 |
| Ko | 1.7 | | 1.9 | 0.067 | | 0.075 |
| Po | 3.9 | | 4.1 | 0.153 | | 0.161 |
| Р | 11.9 | | 12.1 | 0.468 | | 0.476 |



Revision history ST8024

8 Revision history

Table 23. Document revision history

| Date | Revision | Changes |
|---------------|----------|--|
| 18-Mar-2004 | 4 | Pag. 10, fig. 4, RSTIN ==> CLK. |
| 27-Jun-2006 | 5 | Add package TSSOP28. |
| 13-Dec-2006 | 6 | Removed: the comment point 5 on page 22. |
| 03-Jun-2008 | 7 | Added: Table 1 on page 1. |
| 30-Mar-2009 8 | | Modified: Figure 10 on page 24. |