



## Datasheet

# N-channel 650 V, 0.182 Ω typ., 20 A, MDmesh<sup>™</sup> DM2 Power MOSFET in a PowerFLAT<sup>™</sup> 8x8 HV package



PowerFLAT™ 8x8 HV



Product status link				
STL26N65DM2				
Product summary				
Order code STL26N65DM2				
Marking	26N65DM2			
Package PowerFLAT™ 8x8 HV				
Packing Tape and reel				

## **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ا <sub>D</sub>	P <sub>TOT</sub>	
STL26N65DM2	650 V	0.206 Ω	20 A	140 W	
East-recovery body diode					

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

## **Applications**

Switching applications

## **Description**

This high-voltage N-channel Power MOSFET is part of the MDmesh<sup>TM</sup> DM2 fastrecovery diode series. It offers very low recovery charge ( $Q_{rr}$ ) and time ( $t_{rr}$ ) combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high-efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

# 1 Electrical ratings

Table	1.	Absolute	maximum	ratings
-------	----	----------	---------	---------

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
1-	Drain current (continuous) at T <sub>case</sub> = 25 °C	20	٨
D	Drain current (continuous) at T <sub>case</sub> = 100 °C	12.6	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	53	А
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	140	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	\//nc
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/115
T <sub>stg</sub>	Storage temperature range	55 to 150	°C
T <sub>j</sub> Operating junction temperature range		-55 10 150	U

1. Pulse width is limited by safe operating area.

2.  $I_{SD} \leq$  20 A, di/dt=900 A/µs,  $V_{DD}$  = 400 V,  $V_{DS(peak)} < V_{(BR)DSS}$ 

3.  $V_{DS} \le 520 V$ 

### Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.89	°C/M
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	45	0/11

1. When mounted on an 1-inch<sup>2</sup> FR-4, 2oz Cu board

### Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	3	А
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	530	mJ

1. Pulse width limited by  $T_{jmax}$ 

2. Starting  $T_j = 25 \text{ °C}$ ,  $I_D = I_{AR}$ ,  $V_{DD} = 50 \text{ V}$ 

# 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, I <sub>D</sub> = 1 mA	650			V
	Zero gate voltage drain current	$V_{GS}$ = 0 V, $V_{DS}$ = 650 V			1	μΑ
I <sub>DSS</sub>		$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_{case} = 125 ^{\circ}\text{C}^{(1)}$			100	
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±25 V			±5	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		0.182	0.206	Ω

Table 4. Static

1. Defined by design, not subject to production test.

## Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1480	-	
C <sub>oss</sub>	Output capacitance	$V_{DS}$ = 100 V, f = 1 MHz, $V_{GS}$ = 0 V	-	62	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	2	-	
Coss eq. <sup>(1)</sup>	Equivalent output capacitance	$V_{DS}$ = 0 to 520 V, $V_{GS}$ = 0 V	-	140	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	4.6	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 20 A,	-	35.5	-	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	8.2	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14. Gate charge test circuit)	-	17.6	-	

1.  $C_{oss eq.}$  is defined as the constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 325 V, I <sub>D</sub> = 10 A,	-	17	-	
t <sub>r</sub>	Rise time	$R_G$ = 4.7 $\Omega$ , $V_{GS}$ = 10 V	-	7	-	
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13. Switching times	-	51	-	ns
t <sub>f</sub>	Fall time	Figure 18. Switching time waveform)	-	10	-	

### Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		20	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		53	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 20 A	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 20 A, di/dt = 100 A/µs,	-	100		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V	-	0.365		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	7.3		A
t <sub>rr</sub>	Reverse recovery time	$I_{SD}$ = 20 A, di/dt = 100 A/µs,	-	200		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V, T <sub>j</sub> = 150 °C	-	1.39		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	13.9		A

### Table 7. Source-drain diode

1. Pulse width is limited by safe operating area.

2. Pulse test: pulse duration =  $300 \ \mu s$ , duty cycle 1.5%.

### Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS}$ = ±1 mA, $I_D$ = 0 A	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

PowerFLAT8x8HVzth

Z <sub>th</sub> =K\*R <sub>thj-c</sub> δ=t <sub>p</sub> / *Τ* 

ЛЛ

t<sub>p</sub>(s)

10 -2

GIPG201220170957TCH

8

V<sub>GS</sub> (V)

## 2.1 Electrical characteristics (curves)







Figure 6. Static drain-source on-resistance

6

Figure 2. Thermal impedance

δ =0.0

10 -<sup>3</sup>

Figure 4. Transfer characteristics

δ =0.02

`δ =0.01

Single pulse

10 -4

V<sub>DS</sub> = 20 V

5

4

δ =0.5

δ =0.2 δ =0.1

10 -

10 -2 10 -5

Ι<sub>D</sub> (A)

50

40

30

20

10

ا0 3





10 <sup>0</sup>

10 -1

10<sup>0</sup>



### Figure 9. Normalized on-resistance vs temperature GIPG201220170954RON R<sub>DS(on)</sub> (norm.) V<sub>GS</sub> = 10 V 2.2 1.8 1.4 1.0 0.6 0.2 25 75 125 -25 T<sub>j</sub> (°C)

10<sup>1</sup>

10<sup>2</sup>

C<sub>RSS</sub>

Ū<sub>DS</sub> (V)



Figure 10. Normalized V(BR)DSS vs temperature

75

125

T<sub>i</sub> (°C)

25

-25



Figure 12. Source-drain diode forward characteristics





## 3 Test circuits













# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.

## 4.1 PowerFLAT<sup>™</sup> 8x8 HV package information

## Figure 19. PowerFLAT™ 8x8 HV package outline



TOP VIEW

8222871\_Rev\_4

Pof	Dimensions (in mm)				
Kel.	Min.	Тур.	Max.		
А	0.75	0.85	0.95		
A1	0.00		0.05		
A3	0.10	0.20			
b	0.90	1.00	1.10		
D	7.90	8.00	8.10		
E	7.90	8.00	8.10		
D2	7.10	7.20	7.30		
E1	2.65	2.75	2.85		
E2	4.25	4.35	4.45		
е		2.00 BSC			
L	0.40	0.50	0.60		

#### Table 9. PowerFLAT™ 8x8 HV mechanical data

## Figure 20. PowerFLAT™ 8x8 HV footprint



8222871\_REV\_4\_footprint

#### Note: All dimensions are in millimeters.

F (7.50±0.1)

8229819\_Tape\_revA

W (16.00±0.3)

#### PowerFLAT<sup>™</sup> 8x8 HV packing information 4.2

## Figure 21. PowerFLAT™ 8x8 HV tape

P0 (4.0±0.1)

 $\oplus$  $\oplus$  $\oplus$ Φ  $\oplus$ 

A0 (8.30±0.1)

P2 (2.0±0.1)

Note: Base and Bulk quantity 3000 pcs





Figure 22. PowerFLAT™ 8x8 HV package orientation in carrier tape





DETAIL 'A'

All dimensions are in millimeters.



Note:

### Figure 23. PowerFLAT™ 8x8 HV reel



8229819\_Reel\_revA

Note: All dimensions are in millimeters.

# **Revision history**

## Table 10. Document revision history

Date	Version	Changes
03-Jul-2018	1	Initial release.

# Contents

1	Elect	rical ratings	2	
2	Electrical characteristics			
	2.1	Electrical characteristics (curves)	5	
3	Test	circuits	7	
4	Package information			
	4.1	PowerFLAT <sup>™</sup> 8x8 HV package information	8	
	4.2	PowerFLAT™ 8x8 HV packing information	. 11	
Rev	ision ł	nistory	.13	