


Arm<sup>®</sup>Cortex<sup>®</sup>-M4 32b MCU+FPU, 225DMIPS, up to 2MB Flash/384+4KB RAM, USB OTG HS/FS, Ethernet, FMC, dual Quad-SPI, Crypto, Graphical accelerator, Camera IF, LCD-TFT & MIPI DSI

Datasheet - production data

## Features

- Core: Arm<sup>®</sup> 32-bit Cortex<sup>®</sup>-M4 CPU with FPU, adaptive real-time accelerator (ART Accelerator<sup>™</sup>) allowing 0-wait state execution from Flash memory, frequency up to 180 MHz, MPU, 225 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Memories
  - Up to 2 MB of Flash memory organized into two banks allowing read-while-write
  - Up to 384+4 KB of SRAM including 64 KB of CCM (core coupled memory) data RAM
  - Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPDDR, SDRAM, Flash NOR/NAND memories
  - Dual-flash mode Quad-SPI interface
- Graphics
  - Chrom-ART Accelerator<sup>™</sup> (DMA2D), graphical hardware accelerator enabling enhanced graphical user interface with minimum CPU load
  - LCD parallel interface, 8080/6800 modes
  - LCD TFT controller supporting up to XGA resolution
  - MIPI<sup>®</sup> DSI host controller supporting up to 720p 30 Hz resolution
- Clock, reset and supply management
  - 1.7 V to 3.6 V application supply and I/Os
  - POR, PDR, PVD and BOR
  - 4-to-26 MHz crystal oscillator
  - Internal 16 MHz factory-trimmed RC (1% accuracy)
  - 32 kHz oscillator for RTC with calibration
  - Internal 32 kHz RC with calibration
- Low power
  - Sleep, Stop and Standby modes
  - V<sub>BAT</sub> supply for RTC, 20×32 bit backup registers + optional 4 KB backup SRAM
- 3× 12-bit, 2.4 MSPS ADC: up to 24 channels and 7.2 MSPS in triple interleaved mode
- 2× 12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 17 timers: up to twelve 16-bit and two 32-bit timers up to 180 MHz, each with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input. 2x watchdogs and SysTick timer



- Debug mode
  - SWD and JTAG interfaces
  - Cortex<sup>®</sup>-M4 Trace Macrocell<sup>™</sup>
- Up to 161 I/O ports with interrupt capability
  - Up to 157 fast I/Os up to 90 MHz
  - Up to 159 5 V-tolerant I/Os
- Up to 21 communication interfaces
  - Up to three I<sup>2</sup>C interfaces (SMBus/PMBus)
  - Up to four USARTs and four UARTs (11.25 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
  - Up to six SPIs (45 Mbits/s), two with muxed full-duplex I<sup>2</sup>S for audio class accuracy via internal audio PLL or external clock
  - 1x SAI (serial audio interface)
  - 2× CAN (2.0B Active)
  - SDIO interface
- Advanced connectivity
  - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
  - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
  - Dedicated USB power rail enabling on-chip PHYs operation throughout the entire MCU power supply range
  - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface up to 54 Mbytes/s
- Cryptographic accelerator
  - HW accelerator for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1, SHA-2) and HMAC
- True random number generator
- CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

Table 1. Device summary

Reference	Part numbers
STM32F479xx	STM32F479AI, STM32F479AG, STM32F479BI, STM32F479BG, STM32F479II, STM32F479IG, STM32F479NI, STM32F479NG, STM32479VG, STM32479VI, STM32479ZG, STM32479ZI

# Contents

<b>1</b>	<b>Description</b>	<b>12</b>
1.1	Compatibility throughout the family	15
1.1.1	LQFP176 package	16
1.1.2	LQFP208 package	17
1.1.3	UFPGA176 package	18
1.1.4	TFBGA216 package	19
<b>2</b>	<b>Functional overview</b>	<b>21</b>
2.1	Arm <sup>®</sup> Cortex <sup>®</sup> -M4 with FPU and embedded Flash and SRAM	21
2.2	Adaptive real-time memory accelerator (ART Accelerator <sup>™</sup> )	21
2.3	Memory protection unit	21
2.4	Embedded Flash memory	22
2.5	CRC (cyclic redundancy check) calculation unit	22
2.6	Embedded SRAM	22
2.7	Multi-AHB bus matrix	22
2.8	DMA controller (DMA)	23
2.9	Flexible memory controller (FMC)	24
2.10	Quad-SPI memory interface (QUADSPI)	25
2.11	LCD-TFT controller	25
2.12	DSI Host (DSIHOST)	25
2.13	Chrom-ART Accelerator <sup>™</sup> (DMA2D)	27
2.14	Nested vectored interrupt controller (NVIC)	27
2.15	External interrupt/event controller (EXTI)	27
2.16	Clocks and startup	28
2.17	Boot modes	28
2.18	Power supply schemes	28
2.19	Power supply supervisor	30
2.19.1	Internal reset ON	30
2.19.2	Internal reset OFF	30
2.20	Voltage regulator	31
2.20.1	Regulator ON	32
2.20.2	Regulator OFF	33

2.20.3	Regulator ON/OFF and internal reset ON/OFF availability	35
2.21	Real-time clock (RTC), backup SRAM and backup registers	35
2.22	Low-power modes	36
2.23	V <sub>BAT</sub> operation	37
2.24	Timers and watchdogs	37
2.24.1	Advanced-control timers (TIM1, TIM8)	38
2.24.2	General-purpose timers (TIMx)	39
2.24.3	Basic timers TIM6 and TIM7	39
2.24.4	Independent watchdog	39
2.24.5	Window watchdog	39
2.24.6	SysTick timer	40
2.25	Inter-integrated circuit interface (I <sup>2</sup> C)	40
2.26	Universal synchronous/asynchronous receiver transmitters (USART)	40
2.27	Serial peripheral interface (SPI)	41
2.28	Inter-integrated sound (I <sup>2</sup> S)	41
2.29	Serial Audio interface (SAI1)	42
2.30	Audio PLL (PLLI2S)	42
2.31	Audio and LCD PLL(PLLSAI)	42
2.32	Secure digital input/output interface (SDIO)	42
2.33	Ethernet MAC interface with dedicated DMA and IEEE 1588 support	43
2.34	Controller area network (bxCAN)	43
2.35	Universal serial bus on-the-go full-speed (OTG_FS)	44
2.36	Universal serial bus on-the-go high-speed (OTG_HS)	44
2.37	Digital camera interface (DCMI)	45
2.38	Cryptographic accelerator	45
2.39	Random number generator (RNG)	45
2.40	General-purpose input/outputs (GPIOs)	45
2.41	Analog-to-digital converters (ADCs)	46
2.42	Temperature sensor	46
2.43	Digital-to-analog converter (DAC)	46
2.44	Serial wire JTAG debug port (SWJ-DP)	47
2.45	Embedded Trace Macrocell™	47
<b>3</b>	<b>Pinouts and pin description</b>	<b>48</b>

<b>4</b>	<b>Memory mapping</b> .....	<b>84</b>
<b>5</b>	<b>Electrical characteristics</b> .....	<b>89</b>
5.1	Parameter conditions .....	89
5.1.1	Minimum and maximum values .....	89
5.1.2	Typical values .....	89
5.1.3	Typical curves .....	89
5.1.4	Loading capacitor .....	89
5.1.5	Pin input voltage .....	89
5.1.6	Power supply scheme .....	90
5.1.7	Current consumption measurement .....	91
5.2	Absolute maximum ratings .....	91
5.3	Operating conditions .....	93
5.3.1	General operating conditions .....	93
5.3.2	VCAP1/VCAP2 external capacitor .....	95
5.3.3	Operating conditions at power-up / power-down (regulator ON) .....	96
5.3.4	Operating conditions at power-up / power-down (regulator OFF) .....	96
5.3.5	Reset and power control block characteristics .....	96
5.3.6	Over-drive switching characteristics .....	98
5.3.7	Supply current characteristics .....	98
5.3.8	Wakeup time from low-power modes .....	114
5.3.9	External clock source characteristics .....	115
5.3.10	Internal clock source characteristics .....	119
5.3.11	PLL characteristics .....	120
5.3.12	PLL spread spectrum clock generation (SSCG) characteristics .....	123
5.3.13	MIPI D-PHY characteristics .....	124
5.3.14	MIPI D-PHY PLL characteristics .....	127
5.3.15	MIPI D-PHY regulator characteristics .....	128
5.3.16	Memory characteristics .....	129
5.3.17	EMC characteristics .....	131
5.3.18	Absolute maximum ratings (electrical sensitivity) .....	132
5.3.19	I/O current injection characteristics .....	133
5.3.20	I/O port characteristics .....	134
5.3.21	NRST pin characteristics .....	140
5.3.22	TIM timer characteristics .....	141
5.3.23	Communications interfaces .....	141
5.3.24	12-bit ADC characteristics .....	156

5.3.25	Temperature sensor characteristics	162
5.3.26	V <sub>BAT</sub> monitoring characteristics	162
5.3.27	Reference voltage	162
5.3.28	DAC electrical characteristics	163
5.3.29	FMC characteristics	165
5.3.30	Quad-SPI interface characteristics	185
5.3.31	Camera interface (DCMI) timing specifications	186
5.3.32	LCD-TFT controller (LTDC) characteristics	187
5.3.33	SD/SDIO MMC card host interface (SDIO) characteristics	189
5.3.34	RTC characteristics	191
<b>6</b>	<b>Package information</b>	<b>192</b>
6.1	LQFP100 package information	192
6.2	LQFP144 package information	195
6.3	WLCSP168 package information	198
6.4	UFBGA169 package information	200
6.5	LQFP176 package information	203
6.6	UFBGA(176+25) package information	207
6.7	LQFP208 package information	208
6.8	TFBGA216 package information	212
6.9	Thermal characteristics	215
<b>7</b>	<b>Part numbering</b>	<b>216</b>
	<b>Appendix A Recommendations when using internal reset OFF</b>	<b>217</b>
A.1	Operating conditions	217
	<b>Revision history</b>	<b>218</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	STM32F479xx features and peripheral counts . . . . .	13
Table 3.	Voltage regulator configuration mode versus device operating mode . . . . .	32
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability . . . . .	35
Table 5.	Voltage regulator modes in stop mode . . . . .	36
Table 6.	Timer feature comparison . . . . .	38
Table 7.	Comparison of I2C analog and digital filters . . . . .	40
Table 8.	USART feature comparison . . . . .	41
Table 9.	Legend/abbreviations used in the pinout table . . . . .	56
Table 10.	STM32F479xx pin and ball definitions . . . . .	57
Table 11.	FMC pin definition . . . . .	71
Table 12.	Alternate function . . . . .	74
Table 13.	STM32F479xx register boundary addresses . . . . .	85
Table 14.	Voltage characteristics . . . . .	91
Table 15.	Current characteristics . . . . .	92
Table 16.	Thermal characteristics . . . . .	92
Table 17.	General operating conditions . . . . .	93
Table 18.	Limitations depending on the operating power supply range . . . . .	95
Table 19.	VCAP1/VCAP2 operating conditions . . . . .	96
Table 20.	Operating conditions at power-up / power-down (regulator ON) . . . . .	96
Table 21.	Operating conditions at power-up / power-down (regulator OFF) . . . . .	96
Table 22.	Reset and power control block characteristics . . . . .	97
Table 23.	Over-drive switching characteristics . . . . .	98
Table 24.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch) or RAM, regulator ON . . . . .	100
Table 25.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled), regulator ON . . . . .	101
Table 26.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch), regulator OFF . . . . .	102
Table 27.	Typical and maximum current consumption in Sleep mode, regulator ON . . . . .	103
Table 28.	Typical and maximum current consumption in Sleep mode, regulator OFF . . . . .	104
Table 29.	Typical and maximum current consumption in Stop mode . . . . .	105
Table 30.	Typical and maximum current consumption in Standby mode . . . . .	106
Table 31.	Typical and maximum current consumption in V <sub>BAT</sub> mode . . . . .	107
Table 32.	Switching output I/O current consumption . . . . .	109
Table 33.	Peripheral current consumption . . . . .	111
Table 34.	Low-power mode wakeup timings . . . . .	114
Table 35.	High-speed external user clock characteristics . . . . .	115
Table 36.	Low-speed external user clock characteristics . . . . .	115
Table 37.	HSE 4-26 MHz oscillator characteristics . . . . .	117
Table 38.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz) . . . . .	118
Table 39.	HSI oscillator characteristics . . . . .	119
Table 40.	LSI oscillator characteristics . . . . .	120
Table 41.	Main PLL characteristics . . . . .	120
Table 42.	PLL12S (audio PLL) characteristics . . . . .	121
Table 43.	PLLSAI (audio and LCD-TFT PLL) characteristics . . . . .	122

Table 44.	SSCG parameters constraint	123
Table 45.	MIPI D-PHY characteristics	124
Table 46.	MIPI D-PHY AC characteristics LP mode and HS/LP transitions	126
Table 47.	DSI-PLL characteristics	127
Table 48.	DSI regulator characteristics	128
Table 49.	Flash memory characteristics	129
Table 50.	Flash memory programming	129
Table 51.	Flash memory programming with $V_{PP}$	130
Table 52.	Flash memory endurance and data retention	131
Table 53.	EMS characteristics	131
Table 54.	EMI characteristics	132
Table 55.	ESD absolute maximum ratings	133
Table 56.	Electrical sensitivities	133
Table 57.	I/O current injection susceptibility	134
Table 58.	I/O static characteristics	134
Table 59.	Output voltage characteristics	137
Table 60.	I/O AC characteristics	138
Table 61.	NRST pin characteristics	140
Table 62.	TIMx characteristics	141
Table 63.	I2C analog filter characteristics	141
Table 64.	SPI dynamic characteristics	142
Table 65.	I <sup>2</sup> S dynamic characteristics	146
Table 66.	SAI characteristics	148
Table 67.	USB OTG full speed startup time	150
Table 68.	USB OTG full speed DC electrical characteristics	150
Table 69.	USB OTG full speed electrical characteristics	151
Table 70.	USB HS DC electrical characteristics	151
Table 71.	USB HS clock timing parameters	152
Table 72.	Dynamic characteristics: USB ULPI	153
Table 73.	Dynamics characteristics: Ethernet MAC signals for SMI	154
Table 74.	Dynamics characteristics: Ethernet MAC signals for RMII	155
Table 75.	Dynamics characteristics: Ethernet MAC signals for MII	155
Table 76.	ADC characteristics	156
Table 77.	ADC static accuracy at $f_{ADC} = 18$ MHz	158
Table 78.	ADC static accuracy at $f_{ADC} = 30$ MHz	158
Table 79.	ADC static accuracy at $f_{ADC} = 36$ MHz	158
Table 80.	ADC dynamic accuracy at $f_{ADC} = 18$ MHz - limited test conditions	159
Table 81.	ADC dynamic accuracy at $f_{ADC} = 36$ MHz - limited test conditions	159
Table 82.	Temperature sensor characteristics	162
Table 83.	Temperature sensor calibration values	162
Table 84.	$V_{BAT}$ monitoring characteristics	162
Table 85.	internal reference voltage	162
Table 86.	Internal reference voltage calibration values	163
Table 87.	DAC characteristics	163
Table 88.	Asynchronous non-multiplexed SRAM/PSRAM/NOR - read timings	167
Table 89.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings	167
Table 90.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	168
Table 91.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings	169
Table 92.	Asynchronous multiplexed PSRAM/NOR read timings	170
Table 93.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	170
Table 94.	Asynchronous multiplexed PSRAM/NOR write timings	171
Table 95.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	172

Table 96.	Synchronous multiplexed NOR/PSRAM read timings	174
Table 97.	Synchronous multiplexed PSRAM write timings	176
Table 98.	Synchronous non-multiplexed NOR/PSRAM read timings	177
Table 99.	Synchronous non-multiplexed PSRAM write timings	178
Table 100.	Switching characteristics for NAND Flash read cycles	181
Table 101.	Switching characteristics for NAND Flash write cycles	181
Table 102.	SDRAM read timings	182
Table 103.	LPSDR SDRAM read timings	183
Table 104.	SDRAM write timings	184
Table 105.	LPSDR SDRAM write timings	184
Table 106.	Quad-SPI characteristics in SDR mode	185
Table 107.	Quad-SPI characteristics in DDR mode	186
Table 108.	DCMI characteristics	187
Table 109.	LTDC characteristics	188
Table 110.	Dynamic characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V	190
Table 111.	Dynamic characteristics: SD / MMC characteristics, VDD = 1.71 to 1.9 V	191
Table 112.	RTC characteristics	191
Table 113.	LQFP100 - Mechanical data	192
Table 114.	LQFP144 - Mechanical data	196
Table 115.	WLCSP168 - Mechanical data	199
Table 116.	UFBGA169 - Mechanical data	200
Table 117.	UFBGA169 - Recommended PCB design rules (0.5 mm pitch BGA)	201
Table 118.	LQFP176 - Mechanical data	203
Table 119.	UFBGA(176+25) - Mechanical data	207
Table 120.	UFBGA(176+25) - Recommended PCB design rules (0.65 mm pitch BGA)	208
Table 121.	LQFP208 - Mechanical data	209
Table 122.	TFBGA216 - Mechanical data	212
Table 123.	TFBGA216 - Recommended PCB design rules (0.8 mm pitch)	213
Table 124.	Package thermal characteristics	215
Table 125.	Limitations depending on the operating power supply range	217
Table 126.	Document revision history	218



## List of figures

Figure 1.	Incompatible board design for LQFP176 package	16
Figure 2.	Incompatible board design for LQFP208 package	17
Figure 3.	UFBGA176 port-to-terminal assignment differences	18
Figure 4.	TFBGA216 port-to-terminal assignment differences.	19
Figure 5.	STM32F479xx block diagram	20
Figure 6.	STM32F479xx Multi-AHB matrix	23
Figure 7.	VDDUSB connected to an external independent power supply	29
Figure 8.	Power supply supervisor interconnection with internal reset OFF	30
Figure 9.	PDR_ON control with internal reset OFF	31
Figure 10.	Regulator OFF	33
Figure 11.	Startup in regulator OFF: slow $V_{DD}$ slope - power-down reset risen after $V_{CAP\_1}$ , $V_{CAP\_2}$ stabilization	34
Figure 12.	Startup in regulator OFF mode: fast $V_{DD}$ slope - power-down reset risen before $V_{CAP\_1}$ , $V_{CAP\_2}$ stabilization	35
Figure 13.	STM32F47x LQFP100 pinout	48
Figure 14.	STM32F47x LQFP144 pinout	49
Figure 15.	STM32F47x WLCSP168 pinout	50
Figure 16.	STM32F47x UFBGA169 ballout	51
Figure 17.	STM32F47x UFBGA176 ballout	52
Figure 18.	STM32F47x LQFP176 pinout	53
Figure 19.	STM32F47x LQFP208 pinout	54
Figure 20.	STM32F47x TFBGA216 ballout	55
Figure 21.	Memory map	84
Figure 22.	Pin loading conditions	89
Figure 23.	Pin input voltage	89
Figure 24.	Power supply scheme	90
Figure 25.	Current consumption measurement scheme	91
Figure 26.	External capacitor $C_{EXT}$	95
Figure 27.	Typical $V_{BAT}$ current consumption (RTC ON / backup SRAM ON and LSE in Low drive mode)	107
Figure 28.	Typical $V_{BAT}$ current consumption (RTC ON / backup SRAM ON and LSE in High drive mode)	108
Figure 29.	High-speed external clock source AC timing diagram	116
Figure 30.	Low-speed external clock source AC timing diagram	116
Figure 31.	Typical application with an 8 MHz crystal	117
Figure 32.	Typical application with a 32.768 kHz crystal	118
Figure 33.	ACC <sub>HSI</sub> vs. temperature	119
Figure 34.	ACC <sub>LSI</sub> versus temperature	120
Figure 35.	PLL output clock waveforms in center spread mode	124
Figure 36.	PLL output clock waveforms in down spread mode	124
Figure 37.	MIPI D-PHY HS/LP clock lane transition timing diagram	127
Figure 38.	MIPI D-PHY HS/LP data lane transition timing diagram	127
Figure 39.	FT I/O input characteristics	136
Figure 40.	I/O AC characteristics definition	139
Figure 41.	Recommended NRST pin protection	140
Figure 42.	SPI timing diagram - slave mode and CPHA = 0	144
Figure 43.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	144
Figure 44.	SPI timing diagram - master mode <sup>(1)</sup>	145

Figure 45.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup> . . . . .	147
Figure 46.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup> . . . . .	147
Figure 47.	SAI master timing waveforms . . . . .	149
Figure 48.	SAI slave timing waveforms . . . . .	149
Figure 49.	USB OTG full speed timings: definition of data signal rise and fall time . . . . .	151
Figure 50.	ULPI timing diagram . . . . .	152
Figure 51.	Ethernet SMI timing diagram . . . . .	153
Figure 52.	Ethernet RMII timing diagram . . . . .	154
Figure 53.	Ethernet MII timing diagram . . . . .	155
Figure 54.	ADC accuracy characteristics . . . . .	160
Figure 55.	Typical connection diagram using the ADC . . . . .	160
Figure 56.	Power supply and reference decoupling ( $V_{REF+}$ not connected to $V_{DDA}$ ) . . . . .	161
Figure 57.	Power supply and reference decoupling ( $V_{REF+}$ connected to $V_{DDA}$ ) . . . . .	161
Figure 58.	12-bit buffered/non-buffered DAC . . . . .	165
Figure 59.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms . . . . .	166
Figure 60.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms . . . . .	168
Figure 61.	Asynchronous multiplexed PSRAM/NOR read waveforms . . . . .	169
Figure 62.	Asynchronous multiplexed PSRAM/NOR write waveforms . . . . .	171
Figure 63.	Synchronous multiplexed NOR/PSRAM read timings . . . . .	173
Figure 64.	Synchronous multiplexed PSRAM write timings . . . . .	175
Figure 65.	Synchronous non-multiplexed NOR/PSRAM read timings . . . . .	177
Figure 66.	Synchronous non-multiplexed PSRAM write timings . . . . .	178
Figure 67.	NAND controller waveforms for read access . . . . .	179
Figure 68.	NAND controller waveforms for write access . . . . .	180
Figure 69.	NAND controller waveforms for common memory read access . . . . .	180
Figure 70.	NAND controller waveforms for common memory write access . . . . .	181
Figure 71.	SDRAM read access waveforms (CL = 1) . . . . .	182
Figure 72.	SDRAM write access waveforms . . . . .	183
Figure 73.	Quad-SPI SDR timing diagram . . . . .	185
Figure 74.	Quad-SPI DDR timing diagram . . . . .	186
Figure 75.	DCMI timing diagram . . . . .	187
Figure 76.	LCD-TFT horizontal timing diagram . . . . .	188
Figure 77.	LCD-TFT vertical timing diagram . . . . .	189
Figure 78.	SDIO high-speed mode . . . . .	189
Figure 79.	SD default mode . . . . .	190
Figure 80.	LQFP100 - Outline . . . . .	192
Figure 81.	LQFP100 - Recommended footprint . . . . .	193
Figure 82.	LQFP100 marking example (package top view) . . . . .	194
Figure 83.	LQFP144 - Outline . . . . .	195
Figure 84.	LQFP144 - Recommended footprint . . . . .	197
Figure 85.	LQFP144 marking example (package top view) . . . . .	197
Figure 86.	WLCSP168 - Outline . . . . .	198
Figure 87.	UFBGA169 - Outline . . . . .	200
Figure 88.	UFBGA169 - Recommended footprint . . . . .	201
Figure 89.	UFBGA169 marking example (package top view) . . . . .	202
Figure 90.	LQFP176 - Outline . . . . .	203
Figure 91.	LQFP176 - Recommended footprint . . . . .	205
Figure 92.	LQFP176 marking example (package top view) . . . . .	206
Figure 93.	UFBGA(176+25) - Outline . . . . .	207
Figure 94.	UFBGA(176+25) - Recommended footprint . . . . .	208
Figure 95.	LQFP208 - Outline . . . . .	209
Figure 96.	LQFP208 - Recommended footprint . . . . .	210

---

Figure 97. LQFP208 marking example (package top view) . . . . .	211
Figure 98. TFBGA216 - Outline . . . . .	212
Figure 99. TFBGA216 - Recommended footprint . . . . .	213
Figure 100. TFBGA216 marking example (package top view) . . . . .	214

# 1 Description

The STM32F479xx devices are based on the high-performance Arm<sup>®(a)</sup> Cortex<sup>®</sup>-M4 32-bit RISC core operating at a frequency of up to 180 MHz. The Cortex<sup>®</sup>-M4 core features a Floating point unit (FPU) single precision which supports all Arm<sup>®</sup> single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32F479xx devices incorporate high-speed embedded memories (Flash memory up to 2 Mbytes, up to 384 Kbytes of SRAM), up to 4 Kbytes of backup SRAM, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

All devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG), and a cryptographic acceleration cell. They also feature standard and advanced communication interfaces:

- Up to three I<sup>2</sup>Cs
- Six SPIs, two I<sup>2</sup>Ss full duplex. To achieve audio class accuracy, the I<sup>2</sup>S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI)
- Two CANs
- One SAI serial audio interface
- An SDMMC host interface
- Ethernet and camera interface
- LCD-TFT display controller
- Chrom-ART Accelerator™
- DSI Host.

Advanced peripherals include an SDMMC interface, a flexible memory control (FMC) interface, a Quad-SPI Flash memory, camera interface for CMOS sensors and a cryptographic acceleration cell. Refer to [Table 2](#) for the list of peripherals available on each part number.

The STM32F479xx devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. A dedicated supply input for USB (OTG\_FS and OTG\_HS) only in full speed mode, is available on all packages.

The supply voltage can drop to 1.7 V (refer to [Section 2.19.2](#)). A comprehensive set of power-saving mode allows the design of low-power applications.



---

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

The STM32F479xx devices are offered in eight packages, ranging from 100 to 216 pins. The set of included peripherals changes with the device chosen, according to [Table 2](#).

These features make the STM32F479xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances

[Figure 5](#) shows the general block diagram of the device family.

**Table 2. STM32F479xx features and peripheral counts**

Peripherals	STM32F479Vx		STM32F479Zx		STM32F479Ax		STM32F479Ix		STM32F479Bx		STM32F479Nx	
	1024	2048	1024	2048	1024	2048	1024	2048	1024	2048	1024	2048
Flash memory in Kbytes	1024	2048	1024	2048	1024	2048	1024	2048	1024	2048	1024	2048
SRAM in Kbytes	System											
	Backup											
FMC memory controller	384(160+32+128+64)											
Quad-SPI	4											
Ethernet	No						Yes					
Timers	General-purpose											
	Advanced-control											
	Basic											
Random number generator	10											
Communication interfaces	Yes											
	SPI / I <sup>2</sup> S				4/2(full duplex) <sup>(1)</sup>				6/2(full duplex) <sup>(1)</sup>			
	I <sup>2</sup> C											
	USART/UART						4/3					
	USB OTG FS											
	USB OTG HS											
	CAN											
	SAI											
SDIO												
Camera interface	Yes											

Table 2. STM32F479xx features and peripheral counts (continued)

Peripherals	STM32F479Vx	STM32F479Zx	STM32F479Ax	STM32F479Ix	STM32F479Bx	STM32F479Nxx
MIPI-DSI Host	Yes					
LCD-TFT	Yes					
Chrom-ART Accelerator™ (DMA2D)	Yes					
Cryptography	Yes					
GPIOs	71	131	114	131	161	161
12-bit ADC Number of channels	3					
	14	20	24			
12-bit DAC Number of channels	Yes 2					
Maximum CPU frequency	180 MHz					
Operating voltage	1.7 to 3.6V <sup>(2)</sup>					
Operating temperatures	Ambient operating temperature: -40 to 85 °C / -40 to 105 °C Junction temperature: -40 to 105 °C / -40 to 125 °C					
Package	LQFP100	LQFP144	UFBGA169 WLCSP168	LQFP176 UFBGA176	LQFP208	TFBGA216

1. The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
2. VDD/VDDA minimum value of 1.7 V is obtained when the internal reset is OFF (refer to [Section 2.19.2](#)).

For information on the device errata with respect to the datasheet and reference manual refer to the errata sheet (ES0321), available from the STMicroelectronics website [www.st.com](http://www.st.com).

## 1.1 Compatibility throughout the family

STM32F479xx devices are not compatible with other STM32F4xx devices.


[Figure 1](#) and [Figure 2](#) show incompatible board designs, respectively, for LQFP176 and LQFP208 packages (highlighted pins).

The UFBGA176 and TFBGA216 ballouts are compatible with other STM32F4xx devices, only few IO port pins are substituted, as shown in [Figure 3](#) and [Figure 4](#).

The LQFP100, LQFP144 and UFBGA169 packages are incompatible with other STM32F4xx devices.

1.1.1 LQFP176 package

Figure 1. Incompatible board design for LQFP176 package




1. Pins from 85 to 133 are not compatible.



1.1.2 LQFP208 package

Figure 2. Incompatible board design for LQFP208 package




MS38295V1

1. Pins from 118 to 128 and pin 137 are not compatible

1.1.3 UFBGA176 package


Figure 3. UFBGA176 port-to-terminal assignment differences



1. The highlighted pins are substituted with dedicated DSI IO pins on STM32F469xx/479xx devices.


1.1.4 TFBGA216 package

Figure 4. TFBGA216 port-to-terminal assignment differences



1. The highlighted pins are substituted with dedicated DSI IO pins on STM32F469xx/479xx devices.

Figure 5. STM32F479xx block diagram



1. The timers connected to APB2 are clocked from TIMxCLK up to 180 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 90 MHz or 180 MHz depending on TIMPRE bit configuration in the RCC\_DCKCFGR register.

## 2 Functional overview

### 2.1 Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU and embedded Flash and SRAM

The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processor is the latest generation of Arm<sup>®</sup> processors for embedded systems, developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU core is a 32-bit RISC processor that features exceptional code-efficiency, delivering the high-performance expected from an Arm<sup>®</sup> core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions that allow efficient signal processing and complex algorithm execution. Its single precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

The STM32F47x line is compatible with all Arm<sup>®</sup> tools and software.

*Figure 5* shows the general block diagram of the STM32F47x line.

*Note:* Cortex<sup>®</sup>-M4 with FPU core is binary compatible with the Cortex<sup>®</sup>-M3 core.

### 2.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator optimized for STM32 industry-standard Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processors. It balances the inherent performance advantage of the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU over Flash memory technologies, which normally require the processor to wait for the Flash memory at higher frequencies.

To release the processor full 225 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 128-bit Flash memory. Based on CoreMark<sup>®</sup> benchmark, the performance achieved thanks to the ART Accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 180 MHz.

### 2.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 Gbytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

## 2.4 Embedded Flash memory

The devices embed a Flash memory of up to 2 Mbytes available for storing programs and data.

## 2.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## 2.6 Embedded SRAM


All devices embed:

- Up to 384Kbytes of system SRAM including 64 Kbytes of CCM (core coupled memory) data RAM  
RAM is accessed (read/write) at CPU clock speed with 0 wait states.
- 4 Kbytes of backup SRAM  
This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

## 2.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS, LCD-TFT, and DMA2D) and the slaves (Flash memory, RAM, FMC, QUADSPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 6. STM32F479xx Multi-AHB matrix



## 2.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I<sup>2</sup>S
- I<sup>2</sup>C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDIO
- Camera interface (DCMI)
- ADC
- SAI1
- QUADSPI.

## 2.9 Flexible memory controller (FMC)

The Flexible memory controller (FMC) includes three memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller
- The Synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
  - Static random access memory (SRAM)
  - NOR Flash memory/OneNAND Flash memory
  - PSRAM
  - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) memories
- 8-, 16-, 32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The Maximum FMC\_CLK/FMC\_SDCLK frequency for synchronous accesses is HCLK/2.

### LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.



## 2.10 Quad-SPI memory interface (QUADSPI)

All STM32F479xx devices embed a Quad-SPI memory interface, which is a specialized communication interface targeting Single, Dual, Quad or Dual-flash SPI memories. It can work in direct mode through registers, external flash status register polling mode and memory mapped mode. Up to 256 Mbytes external Flash memory are mapped, supporting 8, 16 and 32-bit access. Code execution is supported.

The opcode and the frame format are fully programmable. Communication can be either in Single Data Rate or Dual Data Rate.

## 2.11 LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:

- 2 displays layers with dedicated FIFO (64x32-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 Input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events.

## 2.12 DSI Host (DSIHOST)

The DSI Host is a dedicated peripheral for interfacing with MIPI<sup>®</sup> DSI compliant displays. It includes a dedicated video interface internally connected to the LTDC and a generic APB interface that can be used to transmit information to the display.

These interfaces are as follows:

- LTDC interface:
  - Used to transmit information in Video Mode, in which the transfers from the host processor to the peripheral take the form of a real-time pixel stream (DPI).
  - Through a customized for mode, this interface can be used to transmit information in full bandwidth in the Adapted Command Mode (DBI).
- APB slave interface:
  - Allows the transmission of generic information in Command mode, and follows a proprietary register interface.
  - Can operate concurrently with either LTDC interface in either Video Mode or Adapted Command Mode.
- Video mode pattern generator:
  - Allows the transmission of horizontal/vertical color bar and D-PHY BER testing pattern without any kind of stimuli.

The DSI Host main features:

- Compliant with MIPI<sup>®</sup> Alliance standards
- Interface with MIPI<sup>®</sup> D-PHY
- Supports all commands defined in the MIPI<sup>®</sup> Alliance specification for DCS:
  - Transmission of all Command mode packets through the APB interface
  - Transmission of commands in low-power and high-speed during Video Mode
- Supports up to two D-PHY data lanes
- Bidirectional communication and escape mode support through data lane 0
- Supports non-continuous clock in D-PHY clock lane for additional power saving
- Supports Ultra Low-Power mode with PLL disabled
- ECC and Checksum capabilities
- Support for End of Transmission Packet (EoTp)
- Fault recovery schemes
- 3D transmission support
- Configurable selection of system interfaces:
  - AMBA APB for control and optional support for Generic and DCS commands
  - Video Mode interface through LTDC
  - Adapted Command Mode interface through LTDC
- Independently programmable Virtual Channel ID in
  - Video Mode
  - Adapted Command Mode
  - APB Slave

#### Video Mode interfaces features

- LTDC interface color coding mappings into 24-bit interface:
  - 16-bit RGB, configurations 1, 2, and 3
  - 18-bit RGB, configurations 1 and 2
  - 24-bit RGB
- Programmable polarity of all LTDC interface signals
- Maximum resolution is limited by available DSI physical link bandwidth:
  - Number of lanes: 2
  - Maximum speed per lane: 500 Mbps

#### Adapted interface features

- Support for sending large amounts of data through the *memory\_write\_start* (WMS) and *memory\_write\_continue* (WMC) DCS commands
- LTDC interface color coding mappings into 24-bit interface:
  - 16-bit RGB, configurations 1, 2, and 3
  - 18-bit RGB, configurations 1 and 2
  - 24-bit RGB

### Video mode pattern generator

- Vertical and horizontal color bar generation without LTDC stimuli
- BER pattern without LTDC stimuli

## 2.13 Chrom-Art Accelerator™ (DMA2D)

The Chrom-Art Accelerator™ (DMA2D) is a graphic accelerator which offers advanced bit blitting, row data copy and pixel format conversion. It supports the following functions:

- Rectangle filling with a fixed color
- Rectangle copy
- Rectangle copy with pixel format conversion
- Rectangle composition with blending and pixel format conversion.

Various image format coding are supported, from indirect 4bpp color mode up to 32bpp direct color. It embeds dedicated memory to store color lookup tables.

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automatized and are running independently from the CPU or the DMAs.

## 2.14 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 93 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M4 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

## 2.15 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 159 GPIOs can be connected to the 16 external interrupt lines.

## 2.16 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy over the full temperature range. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 180 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 180 MHz while the maximum frequency of the high-speed APB domains is 90 MHz. The maximum allowed frequency of the low-speed APB domain is 45 MHz.

The devices embed a dedicated PLL (PLL12S) and PLLSAI which allows to achieve audio class performance. In this case, the I<sup>2</sup>S master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

## 2.17 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory through a serial interface. Refer to application note AN2606 for details.

## 2.18 Power supply schemes

- $V_{DD} = 1.7$  to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through  $V_{DD}$  pins.
- $V_{SSA}, V_{DDA} = 1.7$  to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL.  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$ , respectively.

*Note:*  $V_{DD}/V_{DDA}$  minimum value of 1.7 V is obtained when the internal reset is OFF (refer to [Section 2.19.2](#)). Refer to [Table 3](#) to identify the packages supporting this option.


- $V_{BAT} = 1.65$  to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.
- $V_{DDUSB}$  can be connected either to  $V_{DD}$  or an external independent power supply (3.0 to 3.6 V) for USB transceivers.

For example, when device is powered at 1.8V, an independent power supply 3.3 V can be connected to  $V_{DDUSB}$ . When the  $V_{DDUSB}$  is connected to a separated power supply, it is independent from  $V_{DD}$  or  $V_{DDA}$  but it must be the last supply to be provided and the first to disappear.

The following conditions must be respected:

- During power-on phase ( $V_{DD} < V_{DD\_MIN}$ ),  $V_{DDUSB}$  should be always lower than  $V_{DD}$
- During power-down phase ( $V_{DD} < V_{DD\_MIN}$ ),  $V_{DDUSB}$  should be always lower than  $V_{DD}$
- $V_{DDUSB}$  rising and falling time rate specifications must be respected.
- In operating mode phase,  $V_{DDUSB}$  could be lower or higher than  $V_{DD}$ :
  - If USB (USB OTG\_HS/OTG\_FS) is used, the associated GPIOs powered by  $V_{DDUSB}$  are operating between  $V_{DDUSB\_MIN}$  and  $V_{DDUSB\_MAX}$ . The  $V_{DDUSB}$  supplies both USB transceivers (USB OTG\_HS and USB OTG\_FS).
  - If only one USB transceiver is used in the application, the GPIOs associated to the other USB transceiver are still supplied by  $V_{DDUSB}$ .
  - If USB (USB OTG\_HS/OTG\_FS) is not used, the associated GPIOs powered by  $V_{DDUSB}$  are operating between  $V_{DD\_MIN}$  and  $V_{DD\_MAX}$ .
  - If USB (USB OTG\_HS/OTG\_FS) is not used and the associated GPIOs powered by  $V_{DDUSB}$  are not used, then  $V_{DDUSB}$  should be tied to  $V_{SS}$  or  $V_{DD}$  ( $V_{DDUSB}$  must not be floating).

**Figure 7.  $V_{DDUSB}$  connected to an external independent power supply**



The DSI (Display Serial Interface) sub-system uses several power supply pins that are independent from the other supply pins:

- $V_{DDDSI}$  is an independent DSI power supply dedicated for DSI Regulator and MIPI D-PHY. This supply must be connected to global VDD.
- $V_{CAPDSI}$  pin is the output of DSI Regulator (1.2 V), which must be connected externally to  $V_{DD12DSI}$ .
- $V_{DD12DSI}$  pin is used to supply the MIPI D-PHY, and to supply clock and data lanes pins. An external capacitor of 2.2  $\mu\text{F}$  must be connected on  $V_{DD12DSI}$  pin.
- $V_{SSDSI}$  pin is an isolated supply ground used for DSI sub-system.
- If DSI functionality is not used at all, then:
  - $V_{DDDSI}$  pin must be connected to global VDD.

- VCAPDSI pin must be connected externally to VDD12DSI but the external capacitor is no more needed.
- VSSDSI pin must be grounded.

## 2.19 Power supply supervisor

### 2.19.1 Internal reset ON

On packages embedding the PDR\_ON pin, the power supply supervisor is enabled by holding PDR\_ON high. On other packages the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for an external reset circuit.


The device also features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### 2.19.2 Internal reset OFF

This feature is available only on packages featuring the PDR\_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled through the PDR\_ON pin.

An external power supply supervisor should monitor  $V_{DD}$  and NRST and should maintain the device in reset mode as long as  $V_{DD}$  is below a specified threshold. PDR\_ON must be connected to VSS, as shown in [Figure 8](#).

**Figure 8. Power supply supervisor interconnection with internal reset OFF**



The  $V_{DD}$  specified threshold, below which the device must be maintained under reset, is 1.7 V (see [Figure 9](#)).


A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no more supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PVD) is disabled
- $V_{BAT}$  functionality is no more available and  $V_{BAT}$  pin should be connected to  $V_{DD}$ .

All packages allow to disable the internal reset through the PDR\_ON signal when connected to  $V_{SS}$ .

**Figure 9. PDR\_ON control with internal reset OFF**



1. PDR\_ON signal to be kept always low.

## 2.20 Voltage regulator

The regulator has four operating modes:

- Regulator ON
  - Main regulator mode (MR)
  - Low power regulator (LPR)
  - Power-down
- Regulator OFF

### 2.20.1 Regulator ON

On packages embedding the BYPASS\_REG pin, the regulator is enabled by holding BYPASS\_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

- MR mode used in Run/sleep modes or in Stop modes
  - In Run/Sleep mode
 

The MR mode is used either in the normal mode (default mode) or the over-drive mode (enabled by software). Different voltages scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption. The over-drive mode allows operating at a higher frequency than the normal mode for a given voltage scaling.
  - In Stop modes
 

The MR can be configured in two ways during stop mode:  
MR operates in normal mode (default mode of MR in stop mode)  
MR operates in under-drive mode (reduced leakage mode).
- LPR is used in the Stop modes:
 

The LP regulator mode is configured by software when entering Stop mode. Like the MR mode, the LPR can be configured in two ways during stop mode:

  - LPR operates in normal mode (default mode when LPR is ON)
  - LPR operates in under-drive mode (reduced leakage mode).
- Power-down is used in Standby mode.
 

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Refer to [Table 3](#) for a summary of voltage regulator modes versus device operating modes.

Two external ceramic capacitors should be connected on V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> pin. Refer to [Section 2.18](#) and [Table 125](#).

All packages have the regulator ON feature.

**Table 3. Voltage regulator configuration mode versus device operating mode<sup>(1)</sup>**

Voltage regulator configuration	Run mode	Sleep mode	Stop mode	Standby mode
Normal mode	MR	MR	MR or LPR	-
Over-drive mode <sup>(2)</sup>	MR	MR	-	-
Under-drive mode	-	-	MR or LPR	-
Power-down mode	-	-	-	Yes

1. '-' means that the corresponding configuration is not available.  
 2. The over-drive mode is not available when V<sub>DD</sub> = 1.7 to 2.1 V.



### 2.20.2 Regulator OFF

This feature is available only on packages featuring the BYPASS\_REG pin. The regulator is disabled by holding BYPASS\_REG high. The regulator OFF mode allows to supply externally a  $V_{12}$  voltage source through  $V_{CAP\_1}$  and  $V_{CAP\_2}$  pins.


Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. Refer to [Operating conditions](#). The two 2.2  $\mu\text{F}$  ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to [Section 2.18](#).

When the regulator is OFF, there is no more internal monitoring on  $V_{12}$ . An external power supply supervisor should be used to monitor the  $V_{12}$  of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on  $V_{12}$  power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the  $V_{12}$  logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.
- The over-drive and under-drive modes are not available.
- The Standby mode is not available.

Figure 10. Regulator OFF




ai18498V3

The following conditions must be respected:

- $V_{DD}$  must always be higher than  $V_{CAP\_1}$  and  $V_{CAP\_2}$  to avoid current injection between power domains.
- If the time for  $V_{CAP\_1}$  and  $V_{CAP\_2}$  to reach  $V_{12}$  minimum value is faster than the time for  $V_{DD}$  to reach 1.7 V, then PA0 must be kept low to cover both conditions: until  $V_{CAP\_1}$  and  $V_{CAP\_2}$  reach  $V_{12}$  minimum value and until  $V_{DD}$  reaches 1.7 V (see [Figure 11](#)).
- Otherwise, if the time for  $V_{CAP\_1}$  and  $V_{CAP\_2}$  to reach  $V_{12}$  minimum value is slower than the time for  $V_{DD}$  to reach 1.7 V, then PA0 can be asserted low externally (see [Figure 12](#)).
- If  $V_{CAP\_1}$  and  $V_{CAP\_2}$  go below  $V_{12}$  minimum value and  $V_{DD}$  is higher than 1.7 V, then a reset must be asserted on PA0 pin.


Note: The minimum value of  $V_{12}$  depends on the maximum frequency targeted in the application (see [Operating conditions](#)).

**Figure 11. Startup in regulator OFF: slow  $V_{DD}$  slope - power-down reset risen after  $V_{CAP\_1}$ ,  $V_{CAP\_2}$  stabilization**



1. This figure is valid whatever the internal reset mode (ON or OFF).

**Figure 12. Startup in regulator OFF mode: fast  $V_{DD}$  slope - power-down reset risen before  $V_{CAP\_1}$ ,  $V_{CAP\_2}$  stabilization**



1. This figure is valid whatever the internal reset mode (ON or OFF).

### 2.20.3 Regulator ON/OFF and internal reset ON/OFF availability

**Table 4. Regulator ON/OFF and internal reset ON/OFF availability**

Package	Regulator ON	Regulator OFF	Internal reset ON	Internal reset OFF
WLCSP168 UFBGA169 LQFP208	Yes	No	Yes PDR_ON set to $V_{DD}$	Yes PDR_ON set to $V_{SS}$
LQFP176 UFBGA176 TFBGA216	Yes BYPASS_REG set to $V_{SS}$	Yes BYPASS_REG set to $V_{DD}$		

## 2.21 Real-time clock (RTC), backup SRAM and backup registers

The backup domain includes:

- The real-time clock (RTC)
- 4 Kbytes of backup SRAM
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.

Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 μs to every 36 hours.

A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

The 4-Kbyte backup SRAM is an EEPROM-like memory area. It can be used to store data which need to be retained in VBAT and standby mode. This memory area is disabled by default to minimize power consumption (see [Section 2.22](#)). It can be enabled by software.

The backup registers are 32-bit registers used to store 80 bytes of user application data when V<sub>DD</sub> power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see [Section 2.22](#)).

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes, hours, day, and date.

Like backup SRAM, the RTC and backup registers are supplied through a switch that is powered either from the V<sub>DD</sub> supply when present or from the V<sub>BAT</sub> pin.

## 2.22 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- **Sleep mode**

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

- **Stop mode**

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The voltage regulator can be put either in main regulator mode (MR) or in low-power mode (LPR). Both modes can be configured as follows (see [Table 5](#)):

- Normal mode (default mode when MR or LPR is enabled)
- Under-drive mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup or the Ethernet wakeup).

**Table 5. Voltage regulator modes in stop mode**

Voltage regulator configuration	Main regulator (MR)	Low-power regulator (LPR)
Normal mode	MR ON	LPR ON
Under-drive mode	MR in under-drive mode	LPR in under-drive mode

- **Standby mode**

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The

PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs.

The standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

## 2.23 $V_{BAT}$ operation

The  $V_{BAT}$  pin allows to power the device  $V_{BAT}$  domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery neither an external supercapacitor are present.

$V_{BAT}$  operation is activated when  $V_{DD}$  is not present.

The  $V_{BAT}$  pin supplies the RTC, the backup registers and the backup SRAM.

*Note:* When the microcontroller is supplied from  $V_{BAT}$ , external interrupts and RTC alarm/events do not exit it from  $V_{BAT}$  operation.

*When PDR\_ON pin is connected to  $V_{SS}$  (Internal Reset OFF), the  $V_{BAT}$  functionality is no more available and  $V_{BAT}$  pin should be connected to  $V_{DD}$ .*

## 2.24 Timers and watchdogs

The devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

[Table 6](#) compares the features of the advanced-control, general-purpose and basic timers.

Table 6. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary output	Max interface clock (MHz)	Max timer clock (MHz) <sup>(1)</sup>
Advanced control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	90	180
General purpose	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	45	90/180
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	45	90/180
	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	90	180
	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	90	180
	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	45	90/180
	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	45	90/180
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	45	90/180

1. The maximum timer clock is either 90 or 180 MHz depending on TIMPRE bit configuration in the RCC\_DCKCFGR register.

### 2.24.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

## 2.24.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F47x devices (see [Table 6](#) for differences).

- **TIM2, TIM3, TIM4, TIM5**

The STM32F47x include 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/down counter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/down counter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

- **TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14**

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

## 2.24.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.

## 2.24.4 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

## 2.24.5 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

### 2.24.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- a 24-bit downcounter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source.

## 2.25 Inter-integrated circuit interface (I<sup>2</sup>C)

Up to three I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support the standard (up to 100 KHz), and fast (up to 400 KHz) modes. They support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

The I<sup>2</sup>C bus interfaces can be served by DMA and support SMBus 2.0/PMBus.

The devices also include programmable analog and digital noise filters (see [Table 7](#)).

**Table 7. Comparison of I2C analog and digital filters**

Filter	Analog	Digital
Pulse width of suppressed spikes	≥ 50 ns	Programmable length, from one to fifteen I2C peripheral clocks

## 2.26 Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed four universal synchronous/asynchronous receiver transmitters (USART1, USART2, USART3 and USART6) and four universal asynchronous receiver transmitters (UART4, UART5, UART7, and UART8).

These six interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to communicate at speeds of up to 11.25 Mbit/s. The other available interfaces communicate at up to 5.62 bit/s.

USART1, USART2, USART3 and USART6 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.



Table 8. USART feature comparison<sup>(1)</sup>

Name	Standard features	Modem (RTS/CTS)	LIN	SPI master	irDA	Smartcard (ISO 7816)	Max. baud rate in Mbit/s		APB mapping
							Oversampling by 16	Oversampling by 8	
USART1	X	X	X	X	X	X	5.62	11.25	APB2 (max. 90 MHz)
USART2	X	X	X	X	X	X	2.81	5.62	APB1 (max. 45 MHz)
USART3	X	X	X	X	X	X	2.81	5.62	APB1 (max. 45 MHz)
UART4	X	-	X	-	X	-	2.81	5.62	APB1 (max. 45 MHz)
UART5	X	-	X	-	X	-	2.81	5.62	APB1 (max. 45 MHz)
USART6	X	X	X	X	X	X	5.62	11.25	APB2 (max. 90 MHz)
UART7	X	-	X	-	X	-	2.81	5.62	APB1 (max. 45 MHz)
UART8	X	-	X	-	X	-	2.81	5.62	APB1 (max. 45 MHz)

1. X = feature supported.

## 2.27 Serial peripheral interface (SPI)

The devices feature up to six SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4, SPI5, and SPI6 can communicate at up to 45 Mbits/s, SPI2 and SPI3 can communicate at up to 22.5 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

## 2.28 Inter-integrated sound (I<sup>2</sup>S)

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI2 and SPI3) are available. They can be operated in master or slave mode, in full duplex and simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel.

Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx can be served by the DMA controller.

*Note:* For I2S2 full-duplex mode, I2S2\_CK and I2S2\_WS signals can be used only on GPIO Port B and GPIO Port D.

## 2.29 Serial Audio interface (SAI1)

The serial audio interface (SAI1) is based on two independent audio sub-blocks which can operate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I2S standards, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF output, supporting audio sampling frequencies from 8 kHz up to 192 kHz. Both sub-blocks can be configured in master or in slave mode.

In master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.

The two sub-blocks can be configured in synchronous mode when full-duplex mode is required.

SAI1 can be served by the DMA controller.

## 2.30 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I<sup>2</sup>S and SAI applications. It allows to achieve error-free I<sup>2</sup>S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I<sup>2</sup>S/SAI sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 KHz to 192 KHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I<sup>2</sup>S/SAI flow with an external PLL (or Codec output).

## 2.31 Audio and LCD PLL(PLLSAI)

An additional PLL dedicated to audio and LCD-TFT is used for SAI1 peripheral in case the PLLI2S is programmed to achieve another audio sampling frequency (49.152 MHz or 11.2896 MHz) and the audio application requires both sampling frequencies simultaneously.

The PLLSAI is also used to generate the LCD-TFT clock.

## 2.32 Secure digital input/output interface (SDIO)

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 48 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

### 2.33 Ethernet MAC interface with dedicated DMA and IEEE 1588 support

The devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The microcontroller requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to the device MII port using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) from the microcontroller.

The devices include the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors (see the STM32F4xx reference manual for details)
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes.
- Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 2008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time

### 2.34 Controller area network (bxCAN)

The two CANs are compliant with the 2.0A and B (active) specifications with a bitrate up to 1 Mbit/s. They can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three transmit mailboxes, two receive FIFOs with 3 stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). 256 bytes of SRAM are allocated for each CAN.

## 2.35 Universal serial bus on-the-go full-speed (OTG\_FS)

The device embeds an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The main features are:

- Combined Rx and Tx FIFO size of 1.28 KB with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints
- 12 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Internal FS OTG PHY support
- HNP/SNP/IP inside (no need for any external resistor)

For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

## 2.36 Universal serial bus on-the-go high-speed (OTG\_HS)

The device embeds a USB OTG high-speed (up to 480 Mb/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 MB/s) and features a UTMI low-pin interface (ULPI) for high-speed operation (480 MB/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The main features are:

- Combined Rx and Tx FIFO size of 4 KB with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 8 bidirectional endpoints
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- for OTG/Host modes, a power switch is needed in case bus-powered devices are connected

## 2.37 Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain a data transfer rate up to 54 Mbyte/s at 54 MHz. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports continuous mode or snapshot (a single frame) mode
- Capability to automatically crop the image black & white.

## 2.38 Cryptographic accelerator

The devices embed a cryptographic accelerator. This cryptographic accelerator provides a set of hardware acceleration for the advanced cryptographic algorithms usually needed to provide confidentiality, authentication, data integrity and non repudiation when exchanging messages with a peer.

- These algorithms consists of:

Encryption/Decryption

- DES/TDES (data encryption standard/triple data encryption standard): ECB (electronic codebook) and CBC (cipher block chaining) chaining algorithms, 64-, 128- or 192-bit key
- AES (advanced encryption standard): ECB, CBC, GCM, CCM, and CTR (counter mode) chaining algorithms, 128, 192 or 256-bit key

Universal hash

- SHA-1 and SHA-2 (secure hash algorithms)
- MD5
- HMAC

The cryptographic accelerator supports DMA request generation.

## 2.39 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

## 2.40 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allowing maximum I/O toggling up to 90 MHz.

## 2.41 Analog-to-digital converters (ADCs)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.

## 2.42 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the same input channel as  $V_{BAT}$ , ADC1\_IN18, which is used to convert the sensor output voltage into a digital value. When the temperature sensor and  $V_{BAT}$  conversion are enabled at the same time, only  $V_{BAT}$  conversion is performed.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

## 2.43 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 10-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference  $V_{REF+}$

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

## 2.44 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.


## 2.45 Embedded Trace Macrocell™

The Arm Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F47x through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

### 3 Pinouts and pin description


Figure 13. STM32F47x LQFP100 pinout



1. The above figure shows the package top view.




Figure 14. STM32F47x LQFP144 pinout



1. The above figure shows the package top view.


Figure 15. STM32F47x WLCSP168 pinout



MSv35729V2

1. The above figure shows the package bottom view.


Figure 16. STM32F47x UFBGA169 ballout



MSv35730V2

1. The above figure shows the package top view.


Figure 17. STM32F47x UFBGA176 ballout



MS39400V2


1. The above figure shows the package top view.

Figure 18. STM32F47x LQFP176 pinout




1. The above figure shows the package top view.

Figure 19. STM32F47x LQFP208 pinout



1. The above figure shows the package top view.

Figure 20. STM32F47x TFBGA216 ballout



MSv33871V4

1. The above figure shows the package top view.

Table 9. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type	S	Supply pin
	I	Input only pin
	I/O	Input / output pin
I/O structure	FT	5 V tolerant I/O
	TTa	3.3 V tolerant I/O directly connected to analog parts
	B	Dedicated BOOT0 pin
	RST	Bidirectional reset pin with weak pull-up resistor
Notes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset	
Alternate functions	Functions selected through GPIOx_AFR registers	
Additional functions	Functions directly selected/enabled through peripheral registers	



Table 10. STM32F479xx pin and ball definitions

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
1	144	B2	F9	A2	1	1	A3	PE2	I/O	FT	-	TRACECLK, SPI4_SCK, SAI1_MCLK_A, QUADSPI_BK1_IO2, ETH_MII_TXD3, FMC_A23, EVENTOUT	-
NC (2)	1	C1	E10	A1	2	2	A2	PE3	I/O	FT	-	TRACED0, SAI1_SD_B, FMC_A19, EVENTOUT	-
NC (2)	2	C2	C11	B1	3	3	A1	PE4	I/O	FT	-	TRACED1, SPI4_NSS, SAI1_FS_A, FMC_A20, DCMI_D4, LCD_B0, EVENTOUT	-
NC (2)	3	D1	B12	B2	4	4	B1	PE5	I/O	FT	-	TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A, FMC_A21, DCMI_D6, LCD_G0, EVENTOUT	-
NC (2)	4	D2	D11	B3	5	5	B2	PE6	I/O	FT	-	TRACED3, TIM9_CH2, SPI4_MOSI, SAI1_SD_A, FMC_A22, DCMI_D7, LCD_G1, EVENTOUT	-
2	-	-	-	-	-	-	G6	VSS	S	-	-	-	-
-	-	-	-	-	-	-	F5	VDD	S	-	-	-	-
3	5	E5	C12	C1	6	6	C1	VBAT	S	-	-	-	-
-	-	-	-	D2	7	7	C2	PI8	I/O	FT	(3) (4)	EVENTOUT	RTC_TAMP1/ RTC_TAMP2/ RTC_TS
4	6	G4	D12	D1	8	8	D1	PC13	I/O	FT	(3) (4)	EVENTOUT	RTC_TAMP1/ RTC_TS/ RTC_OUT
5	7	E1	E11	E1	9	9	E1	PC14-OSC32_IN (PC14)	I/O	FT	(3) (4)	EVENTOUT	OSC32_IN
6	8	F1	E12	F1	10	10	F1	PC15- OSC32_OUT (PC15)	I/O	FT	(3) (4)	EVENTOUT	OSC32_OUT
-	-	-	-	-	-	-	G5	VDD	S	-	-	-	-
-	-	E2	G9	D3	11	11	E4	PI9	I/O	FT	-	CAN1_RX, FMC_D30, LCD_VSYNC, EVENTOUT	-
-	-	E4	F10	E3	12	12	D5	PI10	I/O	FT	-	ETH_MII_RX_ER, FMC_D31, LCD_HSYNC, EVENTOUT	-
-	-	F2	F11	E4	13	13	F3	PI11	I/O	FT	-	LCD_G6, OTG_HS_ULPI_DIR, EVENTOUT	-
-	-	F5	F12	F2	14	14	F2	VSS	S	-	-	-	-
-	-	F4	G11	F3	15	15	F4	VDD	S	-	-	-	-

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
-	9	F3	G10	E2	16	16	D2	PF0	I/O	FT		I2C2_SDA, FMC_A0, EVENTOUT	-
-	10	G3	H10	H3	17	17	E2	PF1	I/O	FT		I2C2_SCL, FMC_A1, EVENTOUT	-
-	11	G5	G12	H2	18	18	G2	PF2	I/O	FT		I2C2_SMBA, FMC_A2, EVENTOUT	-
-	-	-	-	-	-	19	E3	PI12	I/O	FT		LCD_HSYNC, EVENTOUT	-
-	-	-	-	-	-	20	G3	PI13	I/O	FT		LCD_VSYNC, EVENTOUT	-
-	-	-	-	-	-	21	H3	PI14	I/O	FT		LCD_CLK, EVENTOUT	-
-	12	H4	H11	J2	19	22	H2	PF3	I/O	FT	<sup>(5)</sup>	FMC_A3, EVENTOUT	ADC3_IN9
-	13	L4	J10	J3	20	23	J2	PF4	I/O	FT	<sup>(5)</sup>	FMC_A4, EVENTOUT	ADC3_IN14
-	14	H3	H12	K3	21	24	K3	PF5	I/O	FT	<sup>(5)</sup>	FMC_A5, EVENTOUT	ADC3_IN15
7	15	G7	J11	G2	22	25	H6	VSS	S	-	-	-	-
8	16	G8	J12	G3	23	26	H5	VDD	S	-	-	-	-
-	-	-	-	K2	24	27	K2	PF6	I/O	FT	<sup>(5)</sup>	TIM10_CH1, SPI5_NSS, SAI1_SD_B, UART7_Rx, QUADSPI_BK1_IO3, EVENTOUT	ADC3_IN4
-	-	-	-	K1	25	28	K1	PF7	I/O	FT	<sup>(5)</sup>	TIM11_CH1, SPI5_SCK, SAI1_MCLK_B, UART7_Tx, QUADSPI_BK1_IO2, EVENTOUT	ADC3_IN5
-	-	-	-	L3	26	29	L3	PF8	I/O	FT	<sup>(5)</sup>	SPI5_MISO, SAI1_SCK_B, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT	ADC3_IN6
-	-	-	-	L2	27	30	L2	PF9	I/O	FT	<sup>(5)</sup>	SPI5_MOSI, SAI1_FS_B, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT	ADC3_IN7
-	17	H1	K10	L1	28	31	L1	PF10	I/O	FT	<sup>(5)</sup>	QUADSPI_CLK, DCMI_D11, LCD_DE, EVENTOUT	ADC3_IN8
9	18	G2	K11	G1	29	32	G1	PH0-OSC_IN (PH0)	I/O	FT	-	EVENTOUT	OSC_IN
10	19	G1	K12	H1	30	33	H1	PH1-OSC_OUT (PH1)	I/O	FT	-	EVENTOUT	OSC_OUT
11	20	H2	H9	J1	31	34	J1	NRST	I/O	RST	-		
12	21	M1	J9	M2	32	35	M2	PC0	I/O	FT	<sup>(5)</sup>	OTG_HS_ULPI_STP, FMC_SDNWE, LCD_R5, EVENTOUT	ADC123_ IN10

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
13	22	N1	L12	M3	33	36	M3	PC1	I/O	FT	(5)	TRACED0, SPI2_MOSI/I2S2_SD, SAI1_SD_A, ETH_MDC, EVENTOUT	ADC123_ IN11
14	23	-	-	M4	34	37	M4	PC2	I/O	FT	(5)	SPI2_MISO, I2S2ext_SD, OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNE0, EVENTOUT	ADC123_ IN12
15	24	-	-	M5	35	38	L4	PC3	I/O	FT	(5)	SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, FMC_SDCKE0, EVENTOUT	ADC123_ IN13
-	25	-	-	-	36	39	J5	VDD	S	-	-	-	-
-	-	-	-	-	-	-	J6	VSS	S	-	-	-	-
16	26	J2	L11	M1	37	40	M1	VSSA	S	-	-	-	-
-	-	-	-	N1	-	-	N1	VREF-	S	-	-	-	-
17	27	-	-	P1	38	41	P1	VREF+	S	-	-	-	-
18	28	J3	M12	R1	39	42	R1	VDDA	S	-	-	-	-
19	29	J5	L10	N3	40	43	N3	PA0-WKUP(PA0)	I/O	FT	(6)	TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, ETH_MII_CRS, EVENTOUT	ADC123_IN0, WKUP
20	30	K1	K9	N2	41	44	N2	PA1	I/O	FT	(5)	TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, ETH_MII_RX_CLK/ETH_R MII_REF_CLK, LCD_R2, EVENTOUT	ADC123_IN1
21	31	K2	L9	P2	42	45	P2	PA2	I/O	FT	(5)	TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, ETH_MDIO, LCD_R1, EVENTOUT	ADC123_IN2
-	-	L2	M11	F4	43	46	K4	PH2	I/O	FT	-	QUADSPI_BK2_IO0, ETH_MII_CRS, FMC_SDCKE0, LCD_R0, EVENTOUT	-
-	-	L1	N12	G4	44	47	J4	PH3	I/O	FT	-	QUADSPI_BK2_IO1, ETH_MII_COL, FMC_SDNE0, LCD_R1, EVENTOUT	-
-	-	M2	M10	H4	45	48	H4	PH4	I/O	FT	-	I2C2_SCL, LCD_G5, OTG_HS_ULPI_NXT, LCD_G4, EVENTOUT	-

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
-	-	L3	K8	J4	46	49	J3	PH5	I/O	FT	-	I2C2_SDA, SPI5_NSS, FMC_SDNWE, EVENTOUT	-
22	32	K3	N10	R2	47	50	R2	PA3	I/O	FT	(5)	TIM2_CH4, TIM5_CH4, TIM9_CH2, USART2_RX, LCD_B2, OTG_HS_ULPI_D0, ETH_MII_COL, LCD_B5, EVENTOUT	ADC123_IN3
23	33	J1	N11	-	-	51	K6	VSS	S	-	-	-	-
-	-	-	-	L4	48	-	L5	BYPASS_REG	I	FT	-	-	-
24	34	J4	P12	K4	49	52	K5	VDD	S	-	-	-	-
25	35	N2	M9	N4	50	53	N4	PA4	I/O	TTa	-	SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, LCD_VSYNC, EVENTOUT	ADC12_IN4, DAC_OUT1
26	36	M3	L8	P4	51	54	P4	PA5	I/O	TTa	-	TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK, OTG_HS_ULPI_CK, LCD_R4, EVENTOUT	ADC12_IN5, DAC_OUT2
27	37	N3	P11	P3	52	55	P3	PA6	I/O	FT	(5)	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM13_CH1, DCMI_PIXCLK, LCD_G2, EVENTOUT	ADC12_IN6
28	38	K4	J8	R3	53	56	R3	PA7	I/O	FT	(5)	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM14_CH1, QUADSPI_CLK, ETH_MII_RX_DV/ETH_RMII_CRS_DV, FMC_SDNWE, EVENTOUT	ADC12_IN7
NC <sup>(2)</sup>	39	-	-	N5	54	57	N5	PC4	I/O	FT	(5)	ETH_MII_RXD0/ETH_RMII_RXD0, FMC_SDNE0, EVENTOUT	ADC12_IN14
NC <sup>(2)</sup>	40	-	-	P5	55	58	P5	PC5	I/O	FT	(5)	ETH_MII_RXD1/ETH_RMII_RXD1, FMC_SDCKE0, EVENTOUT	ADC12_IN15
-	-	-	-	-	-	59	L7	VDD	S	-	-	-	-
-	-	-	-	-	-	60	L6	VSS	S	-	-	-	-
29	41	N4	P10	R5	56	61	R5	PB0	I/O	FT	(5)	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, LCD_R3, OTG_HS_ULPI_D1, ETH_MII_RXD2, LCD_G1, EVENTOUT	ADC12_IN8

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
30	42	K5	N9	R4	57	62	R4	PB1	I/O	FT	(5)	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, LCD_R6, OTG_HS_ULPI_D2, ETH_MII_RXD3, LCD_G0, EVENTOUT	ADC12_IN9
31	43	L5	P9	M6	58	63	M5	PB2- BOOT1(PB2)	I/O	FT	-	EVENTOUT	-
-	-	-	-	-	-	64	G4	PI15	I/O	FT	-	LCD_G2, LCD_R0, EVENTOUT	-
-	-	-	-	-	-	65	R6	PJ0	I/O	FT	-	LCD_R7, LCD_R1, EVENTOUT	-
-	-	-	-	-	-	66	R7	PJ1	I/O	FT	-	LCD_R2, EVENTOUT	-
-	-	-	-	-	-	67	P7	PJ2	I/O	FT	-	DSIHOST_TE, LCD_R3, EVENTOUT	-
-	-	-	-	-	-	68	N8	PJ3	I/O	FT	-	LCD_R4, EVENTOUT	-
-	-	-	-	-	-	69	M9	PJ4	I/O	FT	-	LCD_R5, EVENTOUT	-
-	44	M5	K7	R6	59	70	P8	PF11	I/O	FT	-	SPI5_MOSI, FMC_SDNRAS, DCMI_D12, EVENTOUT	-
-	45	N5	M8	P6	60	71	M6	PF12	I/O	FT	-	FMC_A6, EVENTOUT	-
-	-	J6	N8	M8	61	72	K7	VSS	S	-	-	-	-
-	46	K6	P8	N8	62	73	L8	VDD	S	-	-	-	-
-	47	M4	J7	N6	63	74	N6	PF13	I/O	FT	-	FMC_A7, EVENTOUT	-
-	48	H5	L7	R7	64	75	P6	PF14	I/O	FT	-	FMC_A8, EVENTOUT	-
-	49	M6	H8	P7	65	76	M8	PF15	I/O	FT	-	FMC_A9, EVENTOUT	-
-	50	N6	J6	N7	66	77	N7	PG0	I/O	FT	-	FMC_A10, EVENTOUT	-
-	51	M7	P7	M7	67	78	M7	PG1	I/O	FT	-	FMC_A11, EVENTOUT	-
32	52	N7	N7	R8	68	79	R8	PE7	I/O	FT	-	TIM1_ETR, UART7_Rx, QUADSPI_BK2_IO0, FMC_D4, EVENTOUT	-
33	53	G6	M7	P8	69	80	N9	PE8	I/O	FT	-	TIM1_CH1N, UART7_Tx, QUADSPI_BK2_IO1, FMC_D5, EVENTOUT	-
34	54	H6	K6	P9	70	81	P9	PE9	I/O	FT	-	TIM1_CH1, QUADSPI_BK2_IO2, FMC_D6, EVENTOUT	-
-	55	J7	-	M9	71	82	K8	VSS	S	-	-	-	-
-	56	L6	-	N9	72	83	L9	VDD	S	-	-	-	-
35	57	H7	P6	R9	73	84	R9	PE10	I/O	FT	-	TIM1_CH2N, QUADSPI_BK2_IO3, FMC_D7, EVENTOUT	-

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
36	58	K7	N6	P10	74	85	P10	PE11	I/O	FT	-	TIM1_CH2, SPI4_NSS, FMC_D8, LCD_G3, EVENTOUT	-
37	59	L7	M6	R10	75	86	R10	PE12	I/O	FT	-	TIM1_CH3N, SPI4_SCK, FMC_D9, LCD_B4, EVENTOUT	-
38	60	J8	L6	N11	76	87	R12	PE13	I/O	FT	-	TIM1_CH3, SPI4_MISO, FMC_D10, LCD_DE, EVENTOUT	-
39	61	K8	J5	P11	77	88	P11	PE14	I/O	FT	-	TIM1_CH4, SPI4_MOSI, FMC_D11, LCD_CLK, EVENTOUT	-
40	62	L8	P5	R11	78	89	R11	PE15	I/O	FT	-	TIM1_BKIN, FMC_D12, LCD_R7, EVENTOUT	-
41	63	M8	N5	R12	79	90	P12	PB10	I/O	FT	-	TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, USART3_TX, QUADSPI_BK1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER, LCD_G4, EVENTOUT	-
42	64	N8	K5	R13	80	91	R13	PB11	I/O	FT	-	TIM2_CH4, I2C2_SDA, USART3_RX, OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMII_TX_EN, DSIHOST_TE, LCD_G5, EVENTOUT	-
43	65	N9	N4	M10	81	92	L11	VCAP1	S	-	-	-	-
44	-	M9	P4	-	-	93	K9	VSS	S	-	-	-	-
45	66	L9	P3	N10	82	94	L10	VDD	S	-	-	-	-
-	-	-	-	-	-	95	M14	PJ5	I/O	FT	-	LCD_R6, EVENTOUT	-
-	-	-	-	M11	83	96	P13	PH6	I/O	FT	-	I2C2_SMBA, SPI5_SCK, TIM12_CH1, ETH_MII_RXD2, FMC_SDNE1, DCMI_D8, EVENTOUT	-
-	-	-	-	N12	84	97	N13	PH7	I/O	FT	-	I2C3_SCL, SPI5_MISO, ETH_MII_RXD3, FMC_SDCKE1, DCMI_D9, EVENTOUT	-
-	-	H8	M5	-	-	98	P14	PH8	I/O	FT	-	I2C3_SDA, FMC_D16, DCMI_HSYNC, LCD_R2, EVENTOUT	-
-	-	H9	L5	-	-	99	N14	PH9	I/O	FT	-	I2C3_SMBA, TIM12_CH2, FMC_D17, DCMI_D0, LCD_R3, EVENTOUT	-

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
-	-	J9	M4	-	-	100	P15	PH10	I/O	FT	-	TIM5_CH1, FMC_D18, DCMI_D1, LCD_R4, EVENTOUT	-
-	-	K9	N3	-	-	101	N15	PH11	I/O	FT	-	TIM5_CH2, FMC_D19, DCMI_D2, LCD_R5, EVENTOUT	-
-	-	H10	P2	-	-	102	M15	PH12	I/O	FT	-	TIM5_CH3, FMC_D20, DCMI_D3, LCD_R6, EVENTOUT	-
-	-	-	H7	-	-	-	K10	VSS	S	-	-	-	-
-	66	-	-	-	-	103	K11	VDD	S	-	-	-	-
46	67	N10	H5	P12	85	104	L13	PB12	I/O	FT	-	TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, ETH_MII_TXD0/ETH_RMII _TXD0, OTG_HS_ID, EVENTOUT	-
47	68	N11	K4	P13	86	105	K14	PB13	I/O	FT	-	TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, ETH_MII_TXD1/ETH_RMII _TXD1, EVENTOUT	OTG_HS_ VBUS
48	69	N12	P1	R14	87	106	R14	PB14	I/O	FT	-	TIM1_CH2N, TIM8_CH2N, SPI2_MISO, I2S2ext_SD, USART3_RTS, TIM12_CH1, OTG_HS_DM, EVENTOUT	-
49	70	N13	N2	R15	88	107	R15	PB15	I/O	FT	-	RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP, EVENTOUT	-
50	71	L10	L4	P15	89	108	L15	PD8	I/O	FT	-	USART3_TX, FMC_D13, EVENTOUT	-
51	72	M10	N1	P14	90	109	L14	PD9	I/O	FT	-	USART3_RX, FMC_D14, EVENTOUT	-
52	73	L11	M3	N15	91	110	K15	PD10	I/O	FT	-	USART3_CK, FMC_D15, LCD_B3, EVENTOUT	-
-	74	M11	J4	N14	92	111	N10	PD11	I/O	FT	-	USART3_CTS, QUADSPI_BK1_IO0, FMC_A16/FMC_CLE, EVENTOUT	-

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
-	75	M13	M2	N13	93	112	M10	PD12	I/O	FT	-	TIM4_CH1, USART3_RTS, QUADSPI_BK1_IO1, FMC_A17/FMC_ALE, EVENTOUT	-
-	-	M12	H4	M15	94	113	M11	PD13	I/O	FT	-	TIM4_CH2, QUADSPI_BK1_IO3, FMC_A18, EVENTOUT	-
-	76	J10	M1	-	95	114	J10	VSS	S	-	-	-	-
-	77	K10	-	J13	96	115	J11	VDD	S	-	-	-	-
53	78	L12	L3	M14	97	116	L12	PD14	I/O	FT	-	TIM4_CH3, FMC_D0, EVENTOUT	-
54	79	L13	L2	L14	98	117	K13	PD15	I/O	FT	-	TIM4_CH4, FMC_D1, EVENTOUT	-
55	80	K13	L1	J12	99	118	H11	VDDDSI	S	-	-	-	-
-	-	-	-	-	-	-	H10	VSS	S	-	-	-	-
56	81	K12	K1	K12	100	119	K12	VCAPDSI	S	-	-	-	-
-	-	-	K2	D13	-	-	G13	VDD12DSI	S	-	-	-	-
57	82	J12	K3	M12	101	120	J12	DSIHOST_D0P	I/O	-	-	-	-
58	83	J13	J3	M13	102	121	J13	DSIHOST_D0N	I/O	-	-	-	-
59	84	K11	H1	H12	103	122	G12	VSSDSI	S	-	-	-	-
60	85	H12	J1	L12	104	123	H12	DSIHOST_CKP	I/O	-	-	-	-
61	86	H13	J2	L13	105	124	H13	DSIHOST_CKN	I/O	-	-	-	-
62	87	J11	-	D13	106	125	-	VDD12DSI	S	-	-	-	-
63	88	G12	H3	E12	107	126	F12	DSIHOST_D1P	I/O	-	-	-	-
64	89	G13	H2	E13	108	127	F13	DSIHOST_D1N	I/O	-	-	-	-
-	-	H11	-	H12	109	128	-	VSSDSI	S	-	-	-	-
-	90	F13	G5	L15	110	129	M13	PG2	I/O	FT	-	FMC_A12, EVENTOUT	-
-	91	F12	G4	K15	111	130	M12	PG3	I/O	FT	-	FMC_A13, EVENTOUT	-
-	92	E13	G2	K14	112	131	N12	PG4	I/O	FT	-	FMC_A14/FMC_BA0, EVENTOUT	-
-	93	E12	G1	K13	113	132	N11	PG5	I/O	FT	-	FMC_A15/FMC_BA1, EVENTOUT	-
-	94	F11	G3	J15	114	133	J15	PG6	I/O	FT	-	DCMI_D12, LCD_R7, EVENTOUT	-
-	95	E11	H6	J14	115	134	J14	PG7	I/O	FT	-	SAI1_MCLK_A, USART6_CK, FMC_INT, DCMI_D13, LCD_CLK, EVENTOUT	-



Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
-	96	D13	G6	H14	116	135	H14	PG8	I/O	FT	-	SPI6_NSS, USART6_RTS, ETH_PPS_OUT, FMC_SDCLK, LCD_G7, EVENTOUT	-
-	-	G9	F2	G12	117	136	G10	VSS	S	-	-	-	-
65	97	G11	F1	H13	118	137	G11	VDDUSB	S	-	-	-	-
66	98	F9	F3	H15	119	138	H15	PC6	I/O	FT	-	TIM3_CH1, TIM8_CH1, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, LCD_HSYNC, EVENTOUT	-
67	99	F10	G7	G15	120	139	G15	PC7	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDIO_D7, DCMI_D1, LCD_G6, EVENTOUT	-
68	100	E10	F4	G14	121	140	G14	PC8	I/O	FT	-	TRACED1, TIM3_CH3, TIM8_CH3, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT	-
69	101	G10	F5	F14	122	141	F14	PC9	I/O	FT	-	MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, QUADSPI_BK1_IO0, SDIO_D1, DCMI_D3, EVENTOUT	-
70	102	D8	E1	F15	123	142	F15	PA8	I/O	FT	-	MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, LCD_R6, EVENTOUT	-
71	103	E8	E2	E15	124	143	E15	PA9	I/O	FT	-	TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, DCMI_D0, EVENTOUT	OTG_FS_VBUS
72	104	E9	E3	D15	125	144	D15	PA10	I/O	FT	-	TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT	-
73	105	A13	F7	C15	126	145	C15	PA11	I/O	FT	-	TIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, LCD_R4, EVENTOUT	-
74	106	A12	F6	B15	127	146	B15	PA12	I/O	FT	-	TIM1_ETR, USART1_RTS, CAN1_TX, OTG_FS_DP, LCD_R5, EVENTOUT	-
75	107	A11	D1	A15	128	147	A15	PA13(JTMS-SWDIO)	I/O	FT	-	JTMS-SWDIO, EVENTOUT	-
76	108	D12	D2	F13	129	148	E11	VCAP2	S	-	-	-	-
-	109	D11	C1	F12	130	149	F10	VSS	S	-	-	-	-

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
77	110	D10	C2	G13	131	150	F11	VDD	S	-	-	-	-
-	-	D9	B1	-	-	151	E12	PH13	I/O	FT	-	TIM8_CH1N, CAN1_TX, FMC_D21, LCD_G2, EVENTOUT	-
-	-	C13	D3	-	-	152	E13	PH14	I/O	FT	-	TIM8_CH2N, FMC_D22, DCMI_D4, LCD_G3, EVENTOUT	-
-	-	C12	E4	-	-	153	D13	PH15	I/O	FT	-	TIM8_CH3N, FMC_D23, DCMI_D11, LCD_G4, EVENTOUT	-
-	-	B13	E5	E14	132	154	E14	PI0	I/O	FT	-	TIM5_CH4, SPI2_NSS/I2S2_WS <sup>(7)</sup> , FMC_D24, DCMI_D13, LCD_G5, EVENTOUT	-
-	-	C11	C3	D14	133	155	D14	PI1	I/O	FT	-	SPI2_SCK/I2S2_CK <sup>(7)</sup> , FMC_D25, DCMI_D8, LCD_G6, EVENTOUT	-
-	-	B12	A1	-	NC (2)	156	C14	PI2	I/O	FT	-	TIM8_CH4, SPI2_MISO, I2S2ext_SD, FMC_D26, DCMI_D9, LCD_G7, EVENTOUT	-
-	-	B10	B2	C13	134	157	C13	PI3	I/O	FT	-	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, DCMI_D10, EVENTOUT	-
78	-	-	-	D9	135	-	F9	VSS	S	-	-	-	-
-	-	-	B5	C9	136	158	E10	VDD	S	-	-	-	-
79	111	A10	D4	A14	137	159	A14	PA14(JTCK- SWCLK)	I/O	FT	-	JTCK-SWCLK, EVENTOUT	-
80	112	B11	A2	A13	138	160	A13	PA15(JTDI)	I/O	FT	-	JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS, SPI3_NSS/I2S3_WS, EVENTOUT	-
81	113	C10	D5	B14	139	161	B14	PC10	I/O	FT	-	SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDIO_D2, DCMI_D8, LCD_R2, EVENTOUT	-
82	114	B9	B3	B13	140	162	B13	PC11	I/O	FT	-	I2S3ext_SD, SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDIO_D3, DCMI_D4, EVENTOUT	-

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
83	115	A9	C4	A12	141	163	A12	PC12	I/O	FT	-	TRACED3, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT	-
84	116	C9	E6	B12	142	164	B12	PD0	I/O	FT	-	CAN1_RX, FMC_D2, EVENTOUT	-
85	117	C7	A3	C12	143	165	C12	PD1	I/O	FT	-	CAN1_TX, FMC_D3, EVENTOUT	-
86	118	B8	C5	D12	144	166	D12	PD2	I/O	FT	-	TRACED2, TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT	-
87	119	C8	D6	D11	145	167	C11	PD3	I/O	FT	-	SPI2_SCK/I2S2_CK, USART2_CTS, FMC_CLK, DCMI_D5, LCD_G7, EVENTOUT	-
88	120	C6	B4	D10	146	168	D11	PD4	I/O	FT	-	USART2_RTS, FMC_NOE, EVENTOUT	-
89	121	B7	C6	C11	147	169	C10	PD5	I/O	FT	-	USART2_TX, FMC_NWE, EVENTOUT	-
-	122	F8	A4	D8	148	170	F8	VSS	S	-	-	-	-
-	123	F7	-	C8	149	171	E9	VDD	S	-	-	-	-
90	124	D7	E7	B11	150	172	B11	PD6	I/O	FT	-	SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, FMC_NWAIT, DCMI_D10, LCD_B2, EVENTOUT	-
91	-	A8	A5	A11	151	173	A11	PD7	I/O	FT	-	USART2_CK, FMC_NE1, EVENTOUT	-
-	-	-	-	-	-	174	B10	PJ12	I/O	FT	-	LCD_G3, LCD_B0, EVENTOUT	-
-	-	-	-	-	-	175	B9	PJ13	I/O	FT	-	LCD_G4, LCD_B1, EVENTOUT	-
-	-	-	-	-	-	176	C9	PJ14	I/O	FT	-	LCD_B2, EVENTOUT	-
-	-	-	-	-	-	177	D10	PJ15	I/O	FT	-	LCD_B3, EVENTOUT	-
-	125	E6	D7	C10	152	178	D9	PG9	I/O	FT	-	USART6_RX, QUADSPI_BK2_IO2, FMC_NE2/FMC_NCE, DCMI_VSYNC, EVENTOUT	-
-	126	E7	C7	B10	153	179	C8	PG10	I/O	FT	-	LCD_G3, FMC_NE3, DCMI_D2, LCD_B2, EVENTOUT	-
-	127	B6	B6	B9	154	180	B8	PG11	I/O	FT	-	ETH_MII_TX_EN/ETH_RMII_TX_EN, DCMI_D3, LCD_B3, EVENTOUT	-

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
-	128	A7	A6	B8	155	181	C7	PG12	I/O	FT	-	SPI6_MISO, USART6_RTS, LCD_B4, FMC_NE4, LCD_B1, EVENTOUT	-
-	-	A6	E8	A8	156	182	B3	PG13	I/O	FT	-	TRACED0, SPI6_SCK, USART6_CTS, ETH_MII_TXD0/ETH_RMII _TXD0, FMC_A24, LCD_R0, EVENTOUT	-
-	-	-	-	A7	157	183	A4	PG14	I/O	FT	-	TRACED1, SPI6_MOSI, USART6_TX, QUADSPI_BK2_IO3, ETH_MII_TXD1/ETH_RMII _TXD1, FMC_A25, LCD_B0, EVENTOUT	-
-	129	-	B7	D7	158	184	F7	VSS	S	-	-	-	-
-	130	-	A7	C7	159	185	E8	VDD	S	-	-	-	-
-	-	-	-	-	-	186	D8	PK3	I/O	FT	-	LCD_B4, EVENTOUT	-
-	-	-	-	-	-	187	D7	PK4	I/O	FT	-	LCD_B5, EVENTOUT	-
-	-	-	-	-	-	188	C6	PK5	I/O	FT	-	LCD_B6, EVENTOUT	-
-	-	-	-	-	-	189	C5	PK6	I/O	FT	-	LCD_B7, EVENTOUT	-
-	-	-	-	-	-	190	C4	PK7	I/O	FT	-	LCD_DE, EVENTOUT	-
-	131	F6	D8	B7	160	191	B7	PG15	I/O	FT	-	USART6_CTS, FMC_SDNCAS, DCMI_D13, EVENTOUT	-
92	132	B5	A8	A10	161	192	A10	PB3(JTDO/TRA CESWO)	I/O	FT	-	JTDO/TRACESWO, TIM2_CH2, SPI1_SCK, SPI3_SCK/I2S3_CK, EVENTOUT	-
93	133	D6	C8	A9	162	193	A9	PB4(NJTRST)	I/O	FT	-	NJTRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, I2S3ext_SD, EVENTOUT	-
94	134	D5	B8	A6	163	194	A8	PB5	I/O	FT	-	TIM3_CH2, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, FMC_SDCKE1, DCMI_D10, LCD_G7, EVENTOUT	-
95	135	C5	G8	B6	164	195	B6	PB6	I/O	FT	-	TIM4_CH1, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT	-

Table 10. STM32F479xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) <sup>(1)</sup>	Pin types	I/O structures	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	WLCSP168	UFBGA176	LQFP176	LQFP208	TFBGA216						
96	136	B4	A9	B5	165	196	B5	PB7	I/O	FT	-	TIM4_CH2, I2C1_SDA, USART1_RX, FMC_NL, DCMI_VSYNC, EVENTOUT	-
97	137	A5	F8	D6	166	197	E6	BOOT0	I	B	-	-	VPP
98	138	D4	B9	A5	167	198	A7	PB8	I/O	FT	-	TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, ETH_MII_TXD3, SDIO_D4, DCMI_D6, LCD_B6, EVENTOUT	-
99	139	C4	E9	B4	168	199	B4	PB9	I/O	FT	-	TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, SDIO_D5, DCMI_D7, LCD_B7, EVENTOUT	-
NC (2)	140	A4	A10	A4	169	200	A6	PE0	I/O	FT	-	TIM4_ETR, UART8_Rx, FMC_NBL0, DCMI_D2, EVENTOUT	-
NC (2)	141	A3	C9	A3	170	201	A5	PE1	I/O	FT	-	UART8_Tx, FMC_NBL1, DCMI_D3, EVENTOUT	-
-	-	E3	B10	D5	-	202	F6	VSS	S	-	-	-	-
-	142	C3	D9	C6	171	203	E5	PDR_ON	S	-	-	-	-
100	143	D3	A11	C5	172	204	E7	VDD	S	-	-	-	-
-	-	B3	D10	D4	173	205	C3	PI4	I/O	FT	-	TIM8_BKIN, FMC_NBL2, DCMI_D5, LCD_B4, EVENTOUT	-
-	-	A2	C10	C4	174	206	D3	PI5	I/O	FT	-	TIM8_CH1, FMC_NBL3, DCMI_VSYNC, LCD_B5, EVENTOUT	-
-	-	A1	B11	C3	175	207	D6	PI6	I/O	FT	-	TIM8_CH2, FMC_D28, DCMI_D6, LCD_B6, EVENTOUT	-
-	-	B1	A12	C2	176	208	D4	PI7	I/O	FT	-	TIM8_CH3, FMC_D29, DCMI_D7, LCD_B7, EVENTOUT	-

- Function availability depends on the chosen device.
- NC (not-connected) pins are not bonded. They must be configured by software to output push-pull and forced to "0" in the output data register to avoid extra current consumption in low power modes.
- PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:
  - The speed should not exceed 2 MHz with a maximum load of 30 pF.
  - These I/Os must not be used as a current source (e.g. to drive an LED).
- Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F4xx reference manual, available from [www.st.com](http://www.st.com).
- FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).

6. If the device is delivered in an WLCSP168, UFBGA169, UFBGA176, LQFP176 or TFBGA216 package, and the BYPASS\_REG pin is set to VDD (Regulator OFF/internal reset ON mode), then PA0 is used as an internal Reset (active low).
7. PI0 and PI1 cannot be used for I2S2 full-duplex mode.

Table 11. FMC pin definition

Pin name	NOR/PSRAM/SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PF0	A0	-	-	A0
PF1	A1	-	-	A1
PF2	A2	-	-	A2
PF3	A3	-	-	A3
PF4	A4	-	-	A4
PF5	A5	-	-	A5
PF12	A6	-	-	A6
PF13	A7	-	-	A7
PF14	A8	-	-	A8
PF15	A9	-	-	A9
PG0	A10	-	-	A10
PG1	A11	-	-	A11
PG2	A12	-	-	A12
PG3	A13	-	-	
PG4	A14	-	-	BA0
PG5	A15	-	-	BA1
PD11	A16	A16	CLE	-
PD12	A17	A17	ALE	-
PD13	A18	A18	-	-
PE3	A19	A19	-	-
PE4	A20	A20	-	-
PE5	A21	A21	-	-
PE6	A22	A22	-	-
PE2	A23	A23	-	-
PG13	A24	A24	-	-
PG14	A25	A25	-	-
PD14	D0	DA0	D0	D0
PD15	D1	DA1	D1	D1
PD0	D2	DA2	D2	D2
PD1	D3	DA3	D3	D3
PE7	D4	DA4	D4	D4
PE8	D5	DA5	D5	D5
PE9	D6	DA6	D6	D6
PE10	D7	DA7	D7	D7
PE11	D8	DA8	D8	D8

Table 11. FMC pin definition (continued)

Pin name	NOR/PSRAM/SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PE12	D9	DA9	D9	D9
PE13	D10	DA10	D10	D10
PE14	D11	DA11	D11	D11
PE15	D12	DA12	D12	D12
PD8	D13	DA13	D13	D13
PD9	D14	DA14	D14	D14
PD10	D15	DA15	D15	D15
PH8	D16	-	-	D16
PH9	D17	-	-	D17
PH10	D18	-	-	D18
PH11	D19	-	-	D19
PH12	D20	-	-	D20
PH13	D21	-	-	D21
PH14	D22	-	-	D22
PH15	D23	-	-	D23
PI0	D24	-	-	D24
PI1	D25	-	-	D25
PI2	D26	-	-	D26
PI3	D27	-	-	D27
PI6	D28	-	-	D28
PI7	D29	-	-	D29
PI9	D30	-	-	D30
PI10	D31	-	-	D31
PD7	NE1	NE1	-	-
PG9	NE2	NE2	NCE	-
PG10	NE3	NE3	-	-
PG11	-	-	-	-
PG12	NE4	NE4	-	-
PD3	CLK	CLK	-	-
PD4	NOE	NOE	NOE	-
PD5	NWE	NWE	NWE	-
PD6	NWAIT	NWAIT	NWAIT	-
PB7	NADV	NADV	-	-
PF6	-	-	-	-
PF7	-	-	-	-



Table 11. FMC pin definition (continued)

Pin name	NOR/PSRAM/SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PF8	-	-	-	-
PF9	-	-	-	-
PF10	-	-	-	-
PG6	-	-	-	-
PG7	-	-	INT	-
PE0	NBL0	NBL0	-	NBL0
PE1	NBL1	NBL1	-	NBL1
PI4	NBL2	-	-	NBL2
PI5	NBL3	-	-	NBL3
PG8	-	-	-	SDCLK
PC0	-	-	-	SDNWE
PF11	-	-	-	SDNRAS
PG15	-	-	-	SDNCAS
PH2	-	-	-	SDCKE0
PH3	-	-	-	SDNE0
PH6	-	-	-	SDNE1
PH7	-	-	-	SDCKE1
PH5	-	-	-	SDNWE
PC2	-	-	-	SDNE0
PC3	-	-	-	SDCKE0
PB5	-	-	-	SDCKE1
PB6	-	-	-	SDNE1



Table 12. Alternate function

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	
	SYS	TIM1/2	TIM3/4/ 5	TIM8/9/ 10/11	I2C1/2/3	SPI1/2/3 I4/5/6	SPI2/3/ SAI1	SPI2/3/ USART 1/2/3	USAR T6/ UART 4/5/7/ 8	CAN1/2/ TIM12/ 13/14/ QUAD SPI/LCD	QUAD SPI/OT G2_HS /OTG1 _FS	ETH	FMC/ SDIO/ OTG2_ FS	DCMI/ DSI HOST	LCD	SYS	
Port A	PA0	-	TIM2_CH1/ TIM2_ETR	TIM5_CH1	TIM8_ETR	-	-	-	USART2_ CTS	UART4_ TX	-	-	ETH_MII_CRS	-	-	-	EVENT OUT
	PA1	-	TIM2_CH2	TIM5_CH2	-	-	-	-	USART2_ RTS	UART4_ RX	QUADSPI_ BK1_IO3	-	ETH_MII_RX_ CLK/ETH_RMII I_REF_CLK	-	-	LCD_R2	EVENT OUT
	PA2	-	TIM2_CH3	TIM5_CH3	TIM9_CH1	-	-	-	USART2_T X	-	-	-	ETH_MDIO	-	-	LCD_R1	EVENT OUT
	PA3	-	TIM2_CH4	TIM5_CH4	TIM9_CH2	-	-	-	USART2_ RX	-	LCD_B2	OTG_HS_ ULPI_D0	ETH_MII_COL	-	-	LCD_B5	EVENT OUT
	PA4	-	-	-	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ CK	-	-	-	-	OTG_HS_S OF	DCMI_HS YNC	LCD_VSY NC	EVENT OUT
	PA5	-	TIM2_CH1/ TIM2_ETR	-	TIM8_CH1 N	-	SPI1_SCK	-	-	-	-	-	OTG_HS_ ULPI_C K	-	-	LCD_R4	EVENT OUT
	PA6	-	TIM1_BKIN	TIM3_CH1	TIM8_BK1 N	-	SPI1_ MISO	-	-	-	TIM13_CH1	-	-	-	DCMI_PIX CLK	LCD_G2	EVENT OUT
	PA7	-	TIM1_ CH1N	TIM3_CH2	TIM8_CH1 N	-	SPI1_ MOSI	-	-	-	TIM14_CH1	QUADSPI_ CLK	ETH_MII_RX_ DV/ETH_RMII _CRS_DV	FMC_SDN WE	-	-	EVENT OUT
	PA8	MCO1	TIM1_CH1	-	-	I2C3_SCL	-	-	USART1_ CK	-	-	OTG_FS_ SOF	-	-	-	LCD_R6	EVENT OUT
	PA9	-	TIM1_CH2	-	-	I2C3_SMBA	SPI2_SCK/ I2S2_CK	-	USART1_T X	-	-	-	-	-	DCMI_D0	-	EVENT OUT
	PA10	-	TIM1_CH3	-	-	-	-	-	USART1_ RX	-	-	OTG_FS_ ID	-	-	DCMI_D1	-	EVENT OUT
	PA11	-	TIM1_CH4	-	-	-	-	-	USART1_ CTS	-	CAN1_RX	OTG_FS_ DM	-	-	-	LCD_R4	EVENT OUT
	PA12	-	TIM1_ETR	-	-	-	-	-	USART1_ RTS	-	CAN1_TX	OTG_FS_ DP	-	-	-	LCD_R5	EVENT OUT
	PA13	JTMS- SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PA14	JTCK- SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PA15	JTDI	TIM2_CH1/ TIM2_ETR	-	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	-	-	-	-	-	-	-	-	EVENT OUT	



Table 12. Alternate function (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15		
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/3/4/5/6	SPI2/3/SAI1	SPI2/3/USART1/2/3	USART6/UART4/5/7/8	CAN1/2/TIM12/13/14/QUADSPI/LCD	QUADSPI/OTG2_HS/OTG1_FS	ETH	FMC/SDIO/OTG2_FS	DCMI/DSI/HOST	LCD	SYS		
Port B	PB0	-	TIM1_CH2N	TIM3_CH3	TIM8_CH2N	-	-	-	-	-	LCD_R3	OTG_HS_ULPI_D1	ETH_MII_RXD2	-	-	LCD_G1	EVENT OUT	
	PB1	-	TIM1_CH3N	TIM3_CH4	TIM8_CH3N	-	-	-	-	-	LCD_R6	OTG_HS_ULPI_D2	ETH_MII_RXD3	-	-	LCD_G0	EVENT OUT	
	PB2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT	
	PB3	JTDO / TRACES WO	TIM2_CH2	-	-	-	SPI1_SCK	SPI3_SCK/I2S3_CK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB4	NJTRST	-	TIM3_CH1	-	-	SPI1_MISO	SPI3_MISO	I2S3ext_SD	-	-	-	-	-	-	-	-	EVENT OUT
	PB5	-	-	TIM3_CH2	-	I2C1_SMBA	SPI1_MOSI	SPI3_MOSI/I2S3_SD	-	-	CAN2_RX	OTG_HS_ULPI_D7	ETH_PPS_OUT	FMC_SDCKE1	DCMI_D10	LCD_G7	EVENT OUT	
	PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_TX	-	CAN2_TX	QUADSPI_BK1_NCS	-	FMC_SDNE1	DCMI_D5	-	EVENT OUT	
	PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	-	-	FMC_NL	DCMI_VSYNC	-	EVENT OUT	
	PB8	-	-	TIM4_CH3	TIM10_CH1	I2C1_SCL	-	-	-	-	CAN1_RX	-	ETH_MII_TXD3	SDIO_D4	DCMI_D6	LCD_B6	EVENT OUT	
	PB9	-	-	TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS/I2S2_WS	-	-	-	CAN1_TX	-	-	SDIO_D5	DCMI_D7	LCD_B7	EVENT OUT	
	PB10	-	TIM2_CH3	-	-	I2C2_SCL	SPI2_SCK/I2S2_CK	-	USART3_TX	-	QUADSPI_BK1_NCS	OTG_HS_ULPI_D3	ETH_MII_RX_ER	-	-	LCD_G4	EVENT OUT	
	PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX	-	-	OTG_HS_ULPI_D4	ETH_MII_TXEN/ETH_RMII_TX_EN	-	DSIHOST_TE	LCD_G5	EVENT OUT	
	PB12	-	TIM1_BKIN	-	-	I2C2_SMBA	SPI2_NSS/I2S2_WS	-	USART3_CK	-	CAN2_RX	OTG_HS_ULPI_D5	ETH_MII_TXD0/ETH_RMII_TXD0	OTG_HS_ID	-	-	EVENT OUT	
	PB13	-	TIM1_CH1N	-	-	-	SPI2_SCK/I2S2_CK	-	USART3_CTS	-	CAN2_TX	OTG_HS_ULPI_D6	ETH_MII_TXD1/ETH_RMII_TXD1	-	-	-	EVENT OUT	
	PB14	-	TIM1_CH2N	-	TIM8_CH2N	-	SPI2_MISO	I2S2ext_SD	USART3_RTS	-	TIM12_CH1	-	-	OTG_HS_DM	-	-	EVENT OUT	
PB15	RTC_REFIN	TIM1_CH3N	-	TIM8_CH3N	-	SPI2_MOSI/I2S2_SD	-	-	-	TIM12_CH2	-	-	OTG_HS_DP	-	-	EVENT OUT		



Table 12. Alternate function (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	
	SYS	TIM1/2	TIM3/4/ 5	TIM8/9/ 10/11	I2C1/2/3	SPI1/2/3 I4/5/6	SPI2/3/ SAI1	SPI2/3/ USART 1/2/3	USAR T6/ UART 4/5/7/ 8	CAN1/2/ TIM12/ 13/14/ QUAD SPI/LCD	QUAD SPI/OT G2_HS /OTG1 _FS	ETH	FMC/ SDIO/ OTG2_ FS	DCMI/ DSI HOST	LCD	SYS	
Port C	PC0	-	-	-	-	-	-	-	-	-	-	OTG_HS _ULPI_ST P	-	FMC_SDN WE	-	LCD_R5	EVENT OUT
	PC1	TRACE D0	-	-	-	-	SPI2_MOSI /I2S2_SD	SAI1_SD_ A	-	-	-	-	ETH_MDC	-	-	-	EVENT OUT
	PC2	-	-	-	-	-	SPI2_MISO	I2S2ext_S D	-	-	-	OTG_HS _ULPI_DI R	ETH_MII_TXD 2	FMC_SDN E0	-	-	EVENT OUT
	PC3	-	-	-	-	-	SPI2_MOSI /I2S2_SD	-	-	-	-	OTG_HS _ULPI_N XT	ETH_MII_TX_ CLK	FMC_SDC KE0	-	-	EVENT OUT
	PC4	-	-	-	-	-	-	-	-	-	-	-	ETH_MII_RXD 0/ETH_RMII_R XD0	FMC_SDN E0	-	-	EVENT OUT
	PC5	-	-	-	-	-	-	-	-	-	-	-	ETH_MII_RXD 1/ETH_RMII_R XD1	FMC_SDC KE0	-	-	EVENT OUT
	PC6	-	-	TIM3_CH1	TIM8_CH1	-	I2S2_MCK	-	-	USART6 _TX	-	-	-	SDIO_D6	DCMI_D0	LCD_HSY NC	EVENT OUT
	PC7	-	-	TIM3_CH2	TIM8_CH2	-	-	I2S3_MCK	-	USART6 _RX	-	-	-	SDIO_D7	DCMI_D1	LCD_G6	EVENT OUT
	PC8	TRACE D1	-	TIM3_CH3	TIM8_CH3	-	-	-	-	USART6 _CK	-	-	-	SDIO_D0	DCMI_D2	-	EVENT OUT
	PC9	MCO2	-	TIM3_CH4	TIM8_CH4	I2C3_SDA	I2S_CKIN	-	-	-	QUADSPI_ BK1_IO0	-	-	SDIO_D1	DCMI_D3	-	EVENT OUT
	PC10	-	-	-	-	-	-	SPI3_SCK/ I2S3_CK	USART3_ TX	UART4_ TX	QUADSPI_ BK1_IO1	-	-	SDIO_D2	DCMI_D8	LCD_R2	EVENT OUT
	PC11	-	-	-	-	-	I2S3ext_SD	SPI3_MIS O	USART3_ RX	UART4_ RX	QUADSPI_ BK2_NCS	-	-	SDIO_D3	DCMI_D4	-	EVENT OUT
	PC12	TRACE D3	-	-	-	-	-	SPI3_MOS I/I2S3_SD	USART3_ CK	UART5_ TX	-	-	-	SDIO_CK	DCMI_D9	-	EVENT OUT
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT	

**Table 12. Alternate function (continued)**

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/3/4/5/6	SPI2/3/SAI1	SPI2/3/USART1/2/3	USART6/UART4/5/7/8	CAN1/2/TIM12/13/14/QUADSPI/LCD	QUADSPI/OTG2_HS/OTG1_FS	ETH	FMC/SDIO/OTG2_FS	DCMI/DSI/HOST	LCD	SYS	
Port D	PD0	-	-	-	-	-	-	-	-	CAN1_RX	-	-	FMC_D2	-	-	EVENT OUT	
	PD1	-	-	-	-	-	-	-	-	CAN1_TX	-	-	FMC_D3	-	-	EVENT OUT	
	PD2	TRACE D2	-	TIM3_ETR	-	-	-	-	-	UART5_RX	-	-	SDIO_CMD	DCMI_D11	-	EVENT OUT	
	PD3	-	-	-	-	-	SPI2_SCK/I2S2_CK	-	USART2_CTS	-	-	-	FMC_CLK	DCMI_D5	LCD_G7	EVENT OUT	
	PD4	-	-	-	-	-	-	-	USART2_RTS	-	-	-	FMC_NOE	-	-	EVENT OUT	
	PD5	-	-	-	-	-	-	-	USART2_TX	-	-	-	FMC_NWE	-	-	EVENT OUT	
	PD6	-	-	-	-	-	SPI3_MOSI/I2S3_SD	SAI1_SD_A	USART2_RX	-	-	-	FMC_NWAIT	DCMI_D10	LCD_B2	EVENT OUT	
	PD7	-	-	-	-	-	-	-	USART2_CK	-	-	-	FMC_NE1	-	-	EVENT OUT	
	PD8	-	-	-	-	-	-	-	USART3_TX	-	-	-	FMC_D13	-	-	EVENT OUT	
	PD9	-	-	-	-	-	-	-	USART3_RX	-	-	-	FMC_D14	-	-	EVENT OUT	
	PD10	-	-	-	-	-	-	-	USART3_CK	-	-	-	FMC_D15	-	LCD_B3	EVENT OUT	
	PD11	-	-	-	-	-	-	-	USART3_CTS	-	QUADSPI_BK1_IO0	-	-	FMC_A16/FMC_CLE	-	-	EVENT OUT
	PD12	-	-	TIM4_CH1	-	-	-	-	USART3_RTS	-	QUADSPI_BK1_IO1	-	-	FMC_A17/FMC_ALE	-	-	EVENT OUT
	PD13	-	-	TIM4_CH2	-	-	-	-	-	-	QUADSPI_BK1_IO3	-	-	FMC_A18	-	-	EVENT OUT
	PD14	-	-	TIM4_CH3	-	-	-	-	-	-	-	-	-	FMC_D0	-	-	EVENT OUT
PD15	-	-	TIM4_CH4	-	-	-	-	-	-	-	-	-	FMC_D1	-	-	EVENT OUT	



Table 12. Alternate function (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/3/4/5/6	SPI2/3/SAI1	SPI2/3/USART1/2/3	USART6/UART4/5/7/8	CAN1/2/TIM12/13/14/QUADSPI/LCD	QUADSPI/OTG2_HS/OTG1_FS	ETH	FMC/SDIO/OTG2_FS	DCMI/DSI/HOST	LCD	SYS	
Port E	PE0	-	-	TIM4_ETR	-	-	-	-	-	UART8_Rx	-	-	-	FMC_NBL0	DCMI_D2	-	EVENT OUT
	PE1	-	-	-	-	-	-	-	-	UART8_Tx	-	-	-	FMC_NBL1	DCMI_D3	-	EVENT OUT
	PE2	TRACE CLK	-	-	-	-	SPI4_SCK	SAI1_MCLK_A	-	-	QUADSPI_BK1_IO2	-	ETH_MII_TXD3	FMC_A23	-	-	EVENT OUT
	PE3	TRACE D0	-	-	-	-	-	SAI1_SD_B	-	-	-	-	-	FMC_A19	-	-	EVENT OUT
	PE4	TRACE D1	-	-	-	-	SPI4_NSS	SAI1_FS_A	-	-	-	-	-	FMC_A20	DCMI_D4	LCD_B0	EVENT OUT
	PE5	TRACE D2	-	-	TIM9_CH1	-	SPI4_MISO	SAI1_SCK_A	-	-	-	-	-	FMC_A21	DCMI_D6	LCD_G0	EVENT OUT
	PE6	TRACE D3	-	-	TIM9_CH2	-	SPI4_MOSI	SAI1_SD_A	-	-	-	-	-	FMC_A22	DCMI_D7	LCD_G1	EVENT OUT
	PE7	-	TIM1_ETR	-	-	-	-	-	-	UART7_Rx	-	QUADSPI_BK2_IO0	-	FMC_D4	-	-	EVENT OUT
	PE8	-	TIM1_CH1N	-	-	-	-	-	-	UART7_Tx	-	QUADSPI_BK2_IO1	-	FMC_D5	-	-	EVENT OUT
	PE9	-	TIM1_CH1	-	-	-	-	-	-	-	-	QUADSPI_BK2_IO2	-	FMC_D6	-	-	EVENT OUT
	PE10	-	TIM1_CH2N	-	-	-	-	-	-	-	-	QUADSPI_BK2_IO3	-	FMC_D7	-	-	EVENT OUT
	PE11	-	TIM1_CH2	-	-	-	SPI4_NSS	-	-	-	-	-	-	FMC_D8	-	LCD_G3	EVENT OUT
	PE12	-	TIM1_CH3N	-	-	-	SPI4_SCK	-	-	-	-	-	-	FMC_D9	-	LCD_B4	EVENT OUT
	PE13	-	TIM1_CH3	-	-	-	SPI4_MISO	-	-	-	-	-	-	FMC_D10	-	LCD_DE	EVENT OUT
	PE14	-	TIM1_CH4	-	-	-	SPI4_MOSI	-	-	-	-	-	-	FMC_D11	-	LCD_CLK	EVENT OUT
	PE15	-	TIM1_BKIN	-	-	-	-	-	-	-	-	-	-	FMC_D12	-	LCD_R7	EVENT OUT



Table 12. Alternate function (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/3/4/5/6	SPI2/3/SAI1	SPI2/3/USART 1/2/3	USART6/UART 4/5/7/8	CAN1/2/TIM12/13/14/QUAD SPI/LCD	QUAD SPI/OTG2_HS/OTG1_FS	ETH	FMC/SDIO/OTG2_FS	DCMI/DSI HOST	LCD	SYS	
Port F	PF0	-	-	-	-	I2C2_SDA	-	-	-	-	-	-	FMC_A0	-	-	EVENT OUT	
	PF1	-	-	-	-	I2C2_SCL	-	-	-	-	-	-	FMC_A1	-	-	EVENT OUT	
	PF2	-	-	-	-	I2C2_SMBA	-	-	-	-	-	-	FMC_A2	-	-	EVENT OUT	
	PF3	-	-	-	-	-	-	-	-	-	-	-	FMC_A3	-	-	EVENT OUT	
	PF4	-	-	-	-	-	-	-	-	-	-	-	FMC_A4	-	-	EVENT OUT	
	PF5	-	-	-	-	-	-	-	-	-	-	-	FMC_A5	-	-	EVENT OUT	
	PF6	-	-	-	TIM10_CH1	-	SPI5_NSS	SAI1_SD_B	-	UART7_Rx	QUADSPI_BK1_IO3	-	-	-	-	-	EVENT OUT
	PF7	-	-	-	TIM11_CH1	-	SPI5_SCK	SAI1_MCLK_B	-	UART7_Tx	QUADSPI_BK1_IO2	-	-	-	-	-	EVENT OUT
	PF8	-	-	-	-	-	SPI5_MISO	SAI1_SCK_B	-	-	TIM13_CH1	QUADSPI_BK1_IO0	-	-	-	-	EVENT OUT
	PF9	-	-	-	-	-	SPI5_MOSI	SAI1_FS_B	-	-	TIM14_CH1	QUADSPI_BK1_IO1	-	-	-	-	EVENT OUT
	PF10	-	-	-	-	-	-	-	-	-	QUADSPI_CLK	-	-	DCMI_D11	LCD_DE	-	EVENT OUT
	PF11	-	-	-	-	-	SPI5_MOSI	-	-	-	-	-	-	FMC_SDN_RAS	DCMI_D12	-	EVENT OUT
	PF12	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A6	-	-	EVENT OUT
	PF13	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A7	-	-	EVENT OUT
	PF14	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A8	-	-	EVENT OUT
PF15	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A9	-	-	EVENT OUT	



Table 12. Alternate function (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	
	SYS	TIM1/2	TIM3/4/ 5	TIM8/9/ 10/11	I2C1/2/3	SPI1/2/3 I4/5/6	SPI2/3/ SAI1	SPI2/3/ USART 1/2/3	USAR T6/ UART 4/5/7/ 8	CAN1/2/ TIM12/ 13/14/ QUAD SPI/LCD	QUAD SPI/OT G2_HS /OTG1 _FS	ETH	FMC/ SDIO/ OTG2_ FS	DCMI/ DSI HOST	LCD	SYS	
Port G	PG0	-	-	-	-	-	-	-	-	-	-	-	FMC_A10	-	-	EVENT OUT	
	PG1	-	-	-	-	-	-	-	-	-	-	-	FMC_A11	-	-	EVENT OUT	
	PG2	-	-	-	-	-	-	-	-	-	-	-	FMC_A12	-	-	EVENT OUT	
	PG3	-	-	-	-	-	-	-	-	-	-	-	FMC_A13	-	-	EVENT OUT	
	PG4	-	-	-	-	-	-	-	-	-	-	-	FMC_A14/F MC_BA0	-	-	EVENT OUT	
	PG5	-	-	-	-	-	-	-	-	-	-	-	FMC_A15/F MC_BA1	-	-	EVENT OUT	
	PG6	-	-	-	-	-	-	-	-	-	-	-		DCMI_D12	LCD_R7	EVENT OUT	
	PG7	-	-	-	-	-	-	SAI1 _MCLK_A		USART6 _CK	-	-	-	FMC_INT	DCMI_D13	LCD_CLK	EVENT OUT
	PG8	-	-	-	-	-	SPI6_NSS	-	USART6 _RTS	-	-	ETH_PPS_OU T	FMC_SDCL K			LCD_G7	EVENT OUT
	PG9	-	-	-	-	-	-	-	USART6 _RX	QUADSPI_ BK2_IO2	-	-	FMC_NE2/ FMC_NCE	DCMI_VS YNC			EVENT OUT
	PG10	-	-	-	-	-	-	-		LCD_G3	-	-	FMC_NE3	DCMI_D2	LCD_B2	EVENT OUT	
	PG11	-	-	-	-	-	-	-	-	-	-	ETH_MII _TX_EN / ETH_RMII _TX_EN	-	DCMI_D3	LCD_B3	EVENT OUT	
	PG12	-	-	-	-	-	SPI6_MISO	-	USART6 _RTS	LCD_B4	-	-	FMC_NE4	-	LCD_B1	EVENT OUT	
	PG13	TRACE D0	-	-	-	-	SPI6_SCK	-	USART6 _CTS	-	-	ETH_MII _TXD0 / ETH_RMII _TXD0	FMC_A24	-	LCD_R0	EVENT OUT	
	PG14	TRACE D1	-	-	-	-	SPI6_MOSI	-	USART6 _TX	QUADSPI_ BK2_IO3	-	ETH_MII _TXD1 / ETH_RMII _TXD1	FMC_A25	-	LCD_B0	EVENT OUT	
PG15	-	-	-	-	-	-	-	USART6 _CTS	-	-	-	FMC_ SDNCAS	DCMI_D13	-	EVENT OUT		





Table 12. Alternate function (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15		
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/3/4/5/6	SPI2/3/SAI1	SPI2/3/USART1/2/3	USART6/UART4/5/7/8	CAN1/2/TIM12/13/14/QUADSPI/LCD	QUADSPI/OTG2_HS/OTG1_FS	ETH	FMC/SDIO/OTG2_FS	DCMI/DSI/HOST	LCD	SYS		
Port H	PH0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT	
	PH1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PH2	-	-	-	-	-	-	-	-	-	QUADSPI_BK2_IO0	-	ETH_MII_CR0	FMC_SDCKE0	-	LCD_R0	EVENT OUT	
	PH3	-	-	-	-	-	-	-	-	-	QUADSPI_BK2_IO1	-	ETH_MII_COL	FMC_SDN E0	-	LCD_R1	EVENT OUT	
	PH4	-	-	-	-	I2C2_SCL	-	-	-	-	LCD_G5	OTG_HS_ULPI_NXT	-	-	-	LCD_G4	EVENT OUT	
	PH5	-	-	-	-	I2C2_SDA	SPI5_NSS	-	-	-	-	-	-	FMC_SDNWE	-	-	-	EVENT OUT
	PH6	-	-	-	-	I2C2_SMBA	SPI5_SCK	-	-	-	TIM12_CH1	-	ETH_MII_RXD2	FMC_SDN E1	-	-	-	EVENT OUT
	PH7	-	-	-	-	I2C3_SCL	SPI5_MISO	-	-	-	-	-	ETH_MII_RXD3	FMC_SDCKE1	DCMI_D9	-	-	EVENT OUT
	PH8	-	-	-	-	I2C3_SDA	-	-	-	-	-	-	-	FMC_D16	DCMI_HSYNC	LCD_R2	EVENT OUT	
	PH9	-	-	-	-	I2C3_SMBA	-	-	-	-	TIM12_CH2	-	-	FMC_D17	DCMI_D0	LCD_R3	EVENT OUT	
	PH10	-	-	TIM5_CH1	-	-	-	-	-	-	-	-	-	FMC_D18	DCMI_D1	LCD_R4	EVENT OUT	
	PH11	-	-	TIM5_CH2	-	-	-	-	-	-	-	-	-	FMC_D19	DCMI_D2	LCD_R5	EVENT OUT	
	PH12	-	-	TIM5_CH3	-	-	-	-	-	-	-	-	-	FMC_D20	DCMI_D3	LCD_R6	EVENT OUT	
	PH13	-	-	-	TIM8_CH1N	-	-	-	-	-	-	CAN1_TX	-	FMC_D21	-	LCD_G2	EVENT OUT	
	PH14	-	-	-	TIM8_CH2N	-	-	-	-	-	-	-	-	FMC_D22	DCMI_D4	LCD_G3	EVENT OUT	
PH15	-	-	-	TIM8_CH3N	-	-	-	-	-	-	-	-	FMC_D23	DCMI_D11	LCD_G4	EVENT OUT		



Table 12. Alternate function (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/3/4/5/6	SPI2/3/SAI1	SPI2/3/USART1/2/3	USART6/UART4/5/7/8	CAN1/2/TIM12/13/14/QUADSPI/LCD	QUADSPI/OTG2_HS/OTG1_FS	ETH	FMC/SDIO/OTG2_FS	DCMI/DSI/HOST	LCD	SYS
Port I	PI0	-	-	TIM5_CH4	-	-	SPI2_NSS/I2S2_WS	-	-	-	-	-	FMC_D24	DCMI_D13	LCD_G5	EVENT OUT
	PI1	-	-	-	-	-	SPI2_SCK/I2S2_CK	-	-	-	-	-	FMC_D25	DCMI_D8	LCD_G6	EVENT OUT
	PI2	-	-	-	TIM8_CH4	-	SPI2_MISO	I2S2ext_SD	-	-	-	-	FMC_D26	DCMI_D9	LCD_G7	EVENT OUT
	PI3	-	-	-	TIM8_ETR	-	SPI2_MOSI/I2S2_SD	-	-	-	-	-	FMC_D27	DCMI_D10		EVENT OUT
	PI4	-	-	-	TIM8_BKIN	-	-	-	-	-	-	-	FMC_NBL2	DCMI_D5	LCD_B4	EVENT OUT
	PI5	-	-	-	TIM8_CH1	-	-	-	-	-	-	-	FMC_NBL3	DCMI_VSYNC	LCD_B5	EVENT OUT
	PI6	-	-	-	TIM8_CH2	-	-	-	-	-	-	-	FMC_D28	DCMI_D6	LCD_B6	EVENT OUT
	PI7	-	-	-	TIM8_CH3	-	-	-	-	-	-	-	FMC_D29	DCMI_D7	LCD_B7	EVENT OUT
	PI8	-	-	-	-	-	-	-	-	-	-	-	-	-		EVENT OUT
	PI9	-	-	-	-	-	-	-	-	-	CAN1_RX	-	FMC_D30	-	LCD_VSYNC	EVENT OUT
	PI10	-	-	-	-	-	-	-	-	-	-	-	ETH_MII_RX_ER	FMC_D31	LCD_HSYNC	EVENT OUT
	PI11	-	-	-	-	-	-	-	-	-	LCD_G6	OTG_HS_ULPI_DIR	-	-	-	EVENT OUT
	PI12	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_HSYNC	EVENT OUT
	PI13	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_VSYNC	EVENT OUT
	PI14	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_CLK	EVENT OUT
	PI15	-	-	-	-	-	-	-	-	-	LCD_G2	-	-	-	LCD_R0	EVENT OUT




Table 12. Alternate function (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/3/4/5/6	SPI2/3/SAI1	SPI2/3/USART1/2/3	USART6/UART4/5/7/8	CAN1/2/TIM12/13/14/QUADSPI/LCD	QUADSPI/OTG2_HS/OTG1_FS	ETH	FMC/SDIO/OTG2_FS	DCMI/DSI/HOST	LCD	SYS
Port J	PJ0	-	-	-	-	-	-	-	-	LCD_R7	-	-	-	-	LCD_R1	EVENT OUT
	PJ1	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R2	EVENT OUT
	PJ2	-	-	-	-	-	-	-	-	-	-	-	-	DSIHOST_TE	LCD_R3	EVENT OUT
	PJ3	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R4	EVENT OUT
	PJ4	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R5	EVENT OUT
	PJ5	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R6	EVENT OUT
	PJ12	-	-	-	-	-	-	-	-	-	LCD_G3	-	-	-	LCD_B0	EVENT OUT
	PJ13	-	-	-	-	-	-	-	-	-	LCD_G4	-	-	-	LCD_B1	EVENT OUT
	PJ14	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B2	EVENT OUT
	PJ15	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B3	EVENT OUT
Port K	PK3	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B4	EVENT OUT
	PK4	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B5	EVENT OUT
	PK5	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B6	EVENT OUT
	PK6	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B7	EVENT OUT
	PK7	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_DE	EVENT OUT

# 4 Memory mapping

The memory map is shown in *Figure 21*.

Figure 21. Memory map



**Table 13. STM32F479xx register boundary addresses<sup>(1)</sup>**

Bus	Boundary address	Peripheral
-	0xE00F FFFF - 0xFFFF FFFF	Reserved
Cortex <sup>®</sup> -M4	0xE000 0000 - 0xE00F FFFF	Cortex <sup>®</sup> -M4 internal peripherals
AHB3	0xD000 0000 - 0xDFFF FFFF	FMC bank 6
	0xC000 0000 - 0xCFFF FFFF	FMC bank 5
	0xA000 1000 - 0xA0001FFF	Quad-SPI control register
	0xA000 2000 - 0xBFFF FFFF	Reserved
	0xA000 0000- 0xA000 0FFF	FMC control register
	0x9000 0000 - 0x9FFF FFFF	Quad-SPI bank
	0x8000 0000 - 0x8FFF FFFF	FMC bank 3
	0x7000 0000 - 0x7FFF FFFF	FMC bank 2 (reserved)
	0x6000 0000 - 0x6FFF FFFF	FMC bank 1
-	0x5006 0C00- 0x5FFF FFFF	Reserved
AHB2	0x5006 0800 - 0x5006 0BFF	RNG
	0x5006 0400 - 0x5006 07FF	HASH
	0x5006 0000 - 0x5006 03FF	CRYP
	0x5005 0400 - 0x5005 FFFF	Reserved
	0x5005 0000 - 0x5005 03FF	DCMI
	0x5004 0000- 0x5004 FFFF	Reserved
	0x5000 0000 - 0x5003 FFFF	USB OTG FS

Table 13. STM32F479xx register boundary addresses<sup>(1)</sup> (continued)

Bus	Boundary address	Peripheral
-	0x4008 0000- 0x4FFF FFFF	Reserved
AHB1	0x4004 0000 - 0x4007 FFFF	USB OTG HS
	0x4002 BC00- 0x4003 FFFF	Reserved
	0x4002 B000 - 0x4002 BBFF	Chrom (DMA2D)
	0x4002 9400 - 0x4002 AFFF	Reserved
	0x4002 9000 - 0x4002 93FF	ETHERNET MAC
	0x4002 8C00 - 0x4002 8FFF	
	0x4002 8800 - 0x4002 8BFF	
	0x4002 8400 - 0x4002 87FF	
	0x4002 8000 - 0x4002 83FF	
	0x4002 6800 - 0x4002 7FFF	Reserved
	0x4002 6400 - 0x4002 67FF	DMA2
	0x4002 6000 - 0x4002 63FF	DMA1
	0x4002 5000 - 0x4002 5FFF	Reserved
	0x4002 4000 - 0x4002 4FFF	BKPSRAM
	0x4002 3C00 - 0x4002 3FFF	Flash interface register
	0x4002 3800 - 0x4002 3BFF	RCC
	0x4002 3400 - 0x4002 37FF	Reserved
	0x4002 3000 - 0x4002 33FF	CRC
	0x4002 2C00 - 0x4002 2FFF	Reserved
	0x4002 2800 - 0x4002 2BFF	GPIOK
	0x4002 2400 - 0x4002 27FF	GPIOJ
	0x4002 2000 - 0x4002 23FF	GPIOI
	0x4002 1C00 - 0x4002 1FFF	GPIOH
	0x4002 1800 - 0x4002 1BFF	GPIOG
	0x4002 1400 - 0x4002 17FF	GPIOF
	0x4002 1000 - 0x4002 13FF	GPIOE
	0x4002 0C00 - 0x4002 0FFF	GPIOD
	0x4002 0800 - 0x4002 0BFF	GPIOC
	0x4002 0400 - 0x4002 07FF	GPIOB
	0x4002 0000 - 0x4002 03FF	GPIOA

**Table 13. STM32F479xx register boundary addresses<sup>(1)</sup> (continued)**

Bus	Boundary address	Peripheral
APB2	0x4001 7400 - 0x4001 FFFF	Reserved
	0x4001 6C00 - 0x4001 73FF	DSI Host
	0x4001 6800 - 0x4001 6BFF	LCD-TFT
	0x4001 5C00 - 0x4001 67FF	Reserved
	0x4001 5800 - 0x4001 5BFF	SAI1
	0x4001 5400 - 0x4001 57FF	SPI6
	0x4001 5000 - 0x4001 53FF	SPI5
	0x4001 4C00 - 0x4001 4FFF	Reserved
	0x4001 4800 - 0x4001 4BFF	TIM11
	0x4001 4400 - 0x4001 47FF	TIM10
	0x4001 4000 - 0x4001 43FF	TIM9
	0x4001 3C00 - 0x4001 3FFF	EXTI
	0x4001 3800 - 0x4001 3BFF	SYSCFG
	0x4001 3400 - 0x4001 37FF	SPI4
	0x4001 3000 - 0x4001 33FF	SPI1
	0x4001 2C00 - 0x4001 2FFF	SDIO
	0x4001 2400 - 0x4001 2BFF	Reserved
	0x4001 2000 - 0x4001 23FF	ADC1 - ADC2 - ADC3
	0x4001 1800 - 0x4001 1FFF	Reserved
	0x4001 1400 - 0x4001 17FF	USART6
	0x4001 1000 - 0x4001 13FF	USART1
	0x4001 0800 - 0x4001 0FFF	Reserved
	0x4001 0400 - 0x4001 07FF	TIM8
	0x4001 0000 - 0x4001 03FF	TIM1

**Table 13. STM32F479xx register boundary addresses<sup>(1)</sup> (continued)**

Bus	Boundary address	Peripheral
-	0x4000 8000- 0x4000 FFFF	Reserved
APB1	0x4000 7C00 - 0x4000 7FFF	UART8
	0x4000 7800 - 0x4000 7BFF	UART7
	0x4000 7400 - 0x4000 77FF	DAC
	0x4000 7000 - 0x4000 73FF	PWR
	0x4000 6C00 - 0x4000 6FFF	Reserved
	0x4000 6800 - 0x4000 6BFF	CAN2
	0x4000 6400 - 0x4000 67FF	CAN1
	0x4000 6000 - 0x4000 63FF	Reserved
	0x4000 5C00 - 0x4000 5FFF	I2C3
	0x4000 5800 - 0x4000 5BFF	I2C2
	0x4000 5400 - 0x4000 57FF	I2C1
	0x4000 5000 - 0x4000 53FF	UART5
	0x4000 4C00 - 0x4000 4FFF	UART4
	0x4000 4800 - 0x4000 4BFF	USART3
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	I2S3ext
	0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3
	0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2
	0x4000 3400 - 0x4000 37FF	I2S2ext
	0x4000 3000 - 0x4000 33FF	IWDG
	0x4000 2C00 - 0x4000 2FFF	WWDG
	0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers
	0x4000 2400 - 0x4000 27FF	Reserved
	0x4000 2000 - 0x4000 23FF	TIM14
	0x4000 1C00 - 0x4000 1FFF	TIM13
	0x4000 1800 - 0x4000 1BFF	TIM12
	0x4000 1400 - 0x4000 17FF	TIM7
	0x4000 1000 - 0x4000 13FF	TIM6
	0x4000 0C00 - 0x4000 0FFF	TIM5
	0x4000 0800 - 0x4000 0BFF	TIM4
0x4000 0400 - 0x4000 07FF	TIM3	
0x4000 0000 - 0x4000 03FF	TIM2	

1. The reserved boundary address are shown in grayed cells



## 5 Electrical characteristics

### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to  $V_{SS}$ .

#### 5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25\text{ °C}$  and  $T_A = T_{Amax}$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation ( $\text{mean} \pm 3\sigma$ ).

#### 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25\text{ °C}$ ,  $V_{DD} = 3.3\text{ V}$  (for the  $1.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$  voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated ( $\text{mean} \pm 2\sigma$ ).

#### 5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 22](#).


#### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 23](#).



5.1.6 Power supply scheme

Figure 24. Power supply scheme




1. To connect BYPASS\_REG and PDR\_ON pins, refer to [Section 2.19](#) and [Section 2.20](#).
2. The two 2.2 μF ceramic capacitors on V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
3. The 4.7 μF ceramic capacitor must be connected to one of the V<sub>DD</sub> pin.
4. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.

**Caution:** Each power supply pair (V<sub>DD</sub>/V<sub>SS</sub>, V<sub>DDA</sub>/V<sub>SSA</sub> ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

### 5.1.7 Current consumption measurement

Figure 25. Current consumption measurement scheme



## 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 14](#), [Table 15](#), and [Table 16](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 14. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
$V_{DD}-V_{SS}$	External main supply voltage (including $V_{DDA}$ , $V_{DD}$ , $V_{DDUSB}$ , $V_{DDDSI}$ and $V_{BAT}$ ) <sup>(1)</sup>	- 0.3	4.0	V
$V_{IN}$	Input voltage on FT pins <sup>(2)</sup>	$V_{SS} - 0.3$	$V_{DD}+4.0$	
	Input voltage on TTa pins	$V_{SS} - 0.3$	4.0	
	Input voltage on any other pin	$V_{SS} - 0.3$	4.0	
	Input voltage on BOOT pin	$V_{SS}$	9.0	
$ \Delta V_{DDx} $	Variations between different $V_{DD}$ power pins	-	50	mV
$ V_{SSx} - V_{SS} $	Variations between all the different ground pins <sup>(3)</sup>	-	50	
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	see <a href="#">Section 5.3.18</a>		

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ,  $V_{DDUSB}$ ,  $V_{DDDSI}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
2.  $V_{IN}$  maximum value must always be respected. Refer to [Table 15](#) for the values of the maximum allowed injected current.
3. Including  $V_{REF}$  pin

**Table 15. Current characteristics**

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}$	Total current into sum of all $V_{DD\_x}$ power lines (source) <sup>(1)</sup>	290	mA
$\Sigma I_{VSS}$	Total current out of sum of all $V_{SS\_x}$ ground lines (sink) <sup>(1)</sup>	- 290	
$\Sigma I_{VDDUSB}$	Total current into $V_{DDUSB}$ power line (source)	25	
$I_{VDD}$	Maximum current into each $V_{DD\_x}$ power line (source) <sup>(1)</sup>	100	
$I_{VSS}$	Maximum current out of each $V_{SS\_x}$ ground line (sink) <sup>(1)</sup>	- 100	
$I_{IO}$	Output current sunk by any I/O and control pin	25	
	Output current sourced by any I/Os and control pin	- 25	
$\Sigma I_{IO}$	Total output current sunk by sum of all I/O and control pins <sup>(2)</sup>	120	
	Total output current sunk by sum of all USB I/Os	25	
	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	- 120	
$I_{INJ(PIN)}$ <sup>(3)</sup>	Injected current on FT pins <sup>(4)</sup>	- 5/+0	
	Injected current on NRST and BOOT0 pins <sup>(4)</sup>		
	Injected current on TTa pins <sup>(5)</sup>	±5	
$\Sigma I_{INJ(PIN)}$ <sup>(5)</sup>	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	±25	

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. Negative injection disturbs the analog performance of the device. See note in [Section 5.3.24](#).
4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
5. A positive injection is induced by  $V_{IN} > V_{DDA}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 14](#) for the values of the maximum allowed input voltage.
6. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 16. Thermal characteristics**

Symbol	Ratings	Value	Unit
$T_{STG}$	Storage temperature range	- 65 to +150	°C
$T_J$	Maximum junction temperature	125	°C

## 5.3 Operating conditions

### 5.3.1 General operating conditions

Table 17. General operating conditions

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Typ	Max	Unit	
f <sub>HCLK</sub>	Internal AHB clock frequency	Power Scale 3 (VOS[1:0] bits in PWR_CR register = 0x01), Regulator ON, over-drive OFF	0	-	120	MHz	
		Power Scale 2 (VOS[1:0] bits in PWR_CR register = 0x10), Regulator ON	Over-drive OFF	0	-		144
			Over-drive ON		-		168
		Power Scale 1 (VOS[1:0] bits in PWR_CR register= 0x11), Regulator ON	Over-drive OFF	0	-		168
Over-drive ON	-		180				
f <sub>PCLK1</sub>	Internal APB1 clock frequency	Over-drive OFF	0	-	42		
		Over-drive ON	0	-	45		
f <sub>PCLK2</sub>	Internal APB2 clock frequency	Over-drive OFF	0	-	84		
		Over-drive ON	0	-	90		
V <sub>DD</sub>	Standard operating voltage	-	1.7 <sup>(2)</sup>	-	3.6	V	
V <sub>DDA</sub> <sup>(3)(4)</sup>	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as V <sub>DD</sub> <sup>(5)</sup>	1.7 <sup>(2)</sup>	-	2.4		
	Analog operating voltage (ADC limited to 2.4 M samples)		2.4	-	3.6		
V <sub>DDUSB</sub>	USB supply voltage (supply voltage for PA11, PA12, PB14 and PB15 pins)	USB not used	0	3.3	3.6		
		USB used	3.0	-	3.6		
V <sub>DDDSI</sub>	DSI system operating voltage	-	1.7 <sup>(2)</sup>	-	3.6		
V <sub>BAT</sub>	Backup operating voltage	-	1.65	-	3.6		

Table 17. General operating conditions (continued)

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Typ	Max	Unit
V <sub>12</sub>	Regulator ON: 1.2 V internal voltage on V <sub>CAP_1</sub> /V <sub>CAP_2</sub> pins	Power Scale 3 ((VOS[1:0] bits in PWR_CR register = 0x01), 120 MHz HCLK max frequency)	1.08	1.14	1.20	V
		Power Scale 2 ((VOS[1:0] bits in PWR_CR register = 0x10), 144 MHz HCLK max frequency with over-drive OFF or 168 MHz with over-drive ON)	1.20	1.26	1.32	
		Power Scale 1 ((VOS[1:0] bits in PWR_CR register = 0x11), 168 MHz HCLK max frequency with over-drive OFF or 180 MHz with over-drive ON)	1.26	1.32	1.40	
	Regulator OFF: 1.2 V external voltage must be supplied from external regulator on V <sub>CAP_1</sub> /V <sub>CAP_2</sub> pins <sup>(6)</sup>	Max frequency 120 MHz	1.10	1.14	1.20	
		Max frequency 144 MHz	1.20	1.26	1.32	
		Max frequency 168 MHz	1.26	1.32	1.38	
V <sub>IN</sub>	Input voltage on RST and FT pins <sup>(7)</sup>	2 V ≤ V <sub>DD</sub> ≤ 3.6 V	- 0.3	-	5.5	V
		V <sub>DD</sub> ≤ 2 V	- 0.3	-	5.2	
	Input voltage on TTa pins	-	- 0.3	-	V <sub>DDA</sub> + 0.3	
	Input voltage on BOOT0 pin	-	0	-	9	
P <sub>D</sub>	Power dissipation at T <sub>A</sub> = 85 °C for suffix 6 or T <sub>A</sub> = 105 °C for suffix 7 <sup>(8)</sup>	LQFP100	-	-	465	mW
		LQFP144	-	-	500	
		WLCSP168	-	-	645	
		UFBGA169	-	-	385	
		LQFP176	-	-	526	
		UFBGA176	-	-	513	
		LQFP208	-	-	1053	
		TFBGA216	-	-	690	
T <sub>A</sub>	Ambient temperature for 6 suffix version	Maximum power dissipation	- 40	-	85	°C
		Low power dissipation <sup>(9)</sup>	- 40	-	105	
	Ambient temperature for 7 suffix version	Maximum power dissipation	- 40	-	105	
		Low power dissipation <sup>(9)</sup>	- 40	-	125	
T <sub>J</sub>	Junction temperature range	6 suffix version	- 40	-	105	
		7 suffix version	- 40	-	125	

1. The over-drive mode is not supported at the voltage ranges from 1.7 to 2.1 V.
2. V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to [Section 2.19.2](#)).
3. When the ADC is used, refer to [Table 76](#).
4. If V<sub>REF+</sub> pin is present, it must respect the following condition: V<sub>DDA</sub>-V<sub>REF+</sub> < 1.2 V.
5. It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and power-down operation.
6. The over-drive mode is not supported when the internal regulator is OFF.

7. To sustain a voltage higher than  $V_{DD}+0.3$ , the internal Pull-up and Pull-Down resistors must be disabled
8. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ .
9. In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$ .

**Table 18. Limitations depending on the operating power supply range**


Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states ( $f_{Flashmax}$ )	Maximum HCLK frequency vs. Flash memory wait states <sup>(1)(2)</sup>	I/O operation	Possible Flash memory operations
$V_{DD} = 1.7$ to $2.1$ V <sup>(3)</sup>	Conversion time up to 1.2 Msps	20 MHz <sup>(4)</sup>	168 MHz with 8 wait states and over-drive OFF	No I/O compensation	8-bit erase and program operations only
$V_{DD} = 2.1$ to $2.4$ V		22 MHz	180 MHz with 8 wait states and over-drive ON		16-bit erase and program operations
$V_{DD} = 2.4$ to $2.7$ V	Conversion time up to 2.4 Msps	24 MHz	180 MHz with 7 wait states and over-drive ON	I/O compensation works	16-bit erase and program operations
$V_{DD} = 2.7$ to $3.6$ V <sup>(5)</sup>		30 MHz	180 MHz with 5 wait states and over-drive ON		32-bit erase and program operations

1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
3.  $V_{DD}/V_{DDA}$  minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to [Section 2.19.2](#)).
4. Prefetch is not available.
5. When  $V_{DDUSB}$  is connected to  $V_{DD}$ , the voltage range for USB full speed PHYs can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins will be degraded between 2.7 and 3 V.

### 5.3.2 VCAP1/VCAP2 external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor  $C_{EXT}$  to the VCAP1/VCAP2 pins.  $C_{EXT}$  is specified in [Table 19](#).

**Figure 26. External capacitor  $C_{EXT}$**



1. Legend: ESR is the equivalent series resistance.

**Table 19. VCAP1/VCAP2 operating conditions<sup>(1)</sup>**

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 μF
ESR	ESR of external capacitor	< 2 Ω

1. When bypassing the voltage regulator, the two 2.2 μF V<sub>CAP</sub> capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

### 5.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for T<sub>A</sub>.

**Table 20. Operating conditions at power-up / power-down (regulator ON)**

Symbol	Parameter	Min	Max	Unit
t <sub>VDD</sub>	V <sub>DD</sub> rise time rate	20	∞	μs/V
	V <sub>DD</sub> fall time rate	20	∞	

### 5.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for T<sub>A</sub>.

**Table 21. Operating conditions at power-up / power-down (regulator OFF)<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>VDD</sub>	V <sub>DD</sub> rise time rate	Power-up	20	∞	μs/V
	V <sub>DD</sub> fall time rate	Power-down	20	∞	
t <sub>VCAP</sub>	V <sub>CAP_1</sub> and V <sub>CAP_2</sub> rise time rate	Power-up	20	∞	
	V <sub>CAP_1</sub> and V <sub>CAP_2</sub> fall time rate	Power-down	20	∞	

1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when V<sub>DD</sub> reach below 1.08 V.

### 5.3.5 Reset and power control block characteristics

The parameters given in [Table 22](#) are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in [Table 17](#).



Table 22. Reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>PVD</sub>	Programmable voltage detector level selection	PLS[2:0]=000 (rising edge)	2.09	2.14	2.19	V
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	
		PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	
		PLS[2:0]=100 (rising edge)	2.70	2.76	2.82	
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71	
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	
		PLS[2:0]=101 (falling edge)	2.65	2.84	2.92	
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10	
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21	
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09	
V <sub>PVDhyst</sub> <sup>(1)</sup>	PVD hysteresis	-	-	100	-	mV
V <sub>POR/PDR</sub>	Power-on/power-down reset threshold	Falling edge	1.60	1.68	1.76	V
		Rising edge	1.64	1.72	1.80	
V <sub>PDRhyst</sub> <sup>(1)</sup>	PDR hysteresis	-	-	40	-	mV
V <sub>BOR1</sub>	Brownout level 1 threshold	Falling edge	2.13	2.19	2.24	V
		Rising edge	2.23	2.29	2.33	
V <sub>BOR2</sub>	Brownout level 2 threshold	Falling edge	2.44	2.50	2.56	V
		Rising edge	2.53	2.59	2.63	
V <sub>BOR3</sub>	Brownout level 3 threshold	Falling edge	2.75	2.83	2.88	V
		Rising edge	2.85	2.92	2.97	
V <sub>BORhyst</sub> <sup>(1)</sup>	BOR hysteresis	-	-	100	-	mV
T <sub>RSTTEMPO</sub> <sup>(1)(2)</sup>	POR reset temporization	-	0.5	1.5	3.0	ms
I <sub>RUSH</sub> <sup>(1)</sup>	InRush current on voltage regulator power-on (POR or wakeup from Standby)	-	-	160	200	mA
E <sub>RUSH</sub> <sup>(1)</sup>	InRush energy on voltage regulator power-on (POR or wakeup from Standby)	V <sub>DD</sub> = 1.7 V, T <sub>A</sub> = 105 °C, I <sub>RUSH</sub> = 171 mA for 31 μs	-	-	5.4	μC

1. Guaranteed by design.

2. The reset temporization is measured from the power-on (POR reset or wakeup from V<sub>BAT</sub>) to the instant when first instruction is read by the user application code.

### 5.3.6 Over-drive switching characteristics

When the over-drive mode switches from enabled to disabled or disabled to enabled, the system clock is stalled during the internal voltage set-up.

The over-drive switching characteristics are given in [Table 23](#). They are subject to general operating conditions for  $T_A$ .

**Table 23. Over-drive switching characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{od\_swen}$	Over_drive switch enable time	HSI	-	45	-	$\mu s$
		HSE max for 4 MHz and min for 26 MHz	45	-	100	
		External HSE 50 MHz	-	40	-	
$T_{od\_swdis}$	Over_drive switch disable time	HSI	-	20	-	
		HSE max for 4 MHz and min for 26 MHz.	20	-	80	
		External HSE 50 MHz	-	15	-	

1. Guaranteed by design.

### 5.3.7 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in [Figure 25](#).

All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark<sup>®</sup> code.

### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted both to  $f_{HCLK}$  frequency and  $V_{DD}$  range (see [Table 18: Limitations depending on the operating power supply range](#)).
- When the regulator is OFF, the  $V_{12}$  is provided externally, as described in [Table 17: General operating conditions](#).
- The voltage scaling and over-drive mode are adjusted to  $f_{HCLK}$  frequency as follows:
  - Scale 3 for  $f_{HCLK} \leq 120$  MHz
  - Scale 2 for  $120 \text{ MHz} < f_{HCLK} \leq 144$  MHz
  - Scale 1 for  $144 \text{ MHz} < f_{HCLK} \leq 180$  MHz. The over-drive is only ON at 180 MHz.
- The system clock is HCLK,  $f_{PCLK1} = f_{HCLK}/4$ , and  $f_{PCLK2} = f_{HCLK}/2$ .
- External clock frequency is 25 MHz and PLL is ON when  $f_{HCLK}$  is higher than 25 MHz.
- The typical current consumption values are obtained for  $1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$  voltage range and for ambient temperature  $T_A = 25 \text{ }^\circ\text{C}$  unless otherwise specified.
- The maximum values are obtained for  $1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$  voltage range and a maximum ambient temperature ( $T_A$ ), unless otherwise specified.
- For the voltage range  $1.7 \text{ V} \leq V_{DD} \leq 2.1 \text{ V}$  the maximum frequency is 168 MHz.

**Table 24. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch) or RAM, regulator ON**

Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Typ	Max <sup>(1)</sup>			Unit
					T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
I <sub>DD</sub>	Supply current in Run mode	All peripherals enabled <sup>(2)(3)</sup>	180	103	109 <sup>(4)</sup>	142	175 <sup>(4)</sup>	mA
			168	94	99	124	149	
			150	84	89	114	140	
			144	77	81	104	127	
			120	57	60	79	98	
			90	43	46	64	84	
			60	30	33	51	70	
			30	16	19	37	57	
			25	14	16	34	54	
			16	7	10	28	48	
			8	4	7	26	46	
			4	3	6	24	44	
		2	3	5	23	43		
		All peripherals disabled <sup>(2)</sup>	180	50	56 <sup>(4)</sup>	89	124 <sup>(4)</sup>	
			168	45	51	75	102	
			150	41	46	70	97	
			144	37	42	63	88	
			120	28	31	49	69	
			90	21	24	42	63	
			60	15	17	36	56	
			30	9	11	29	49	
			25	7	10	28	48	
			16	4	7	25	45	
			8	3	6	22	44	
4	3		5	23	43			
2	2	5	23	43				

1. Guaranteed based on test during characterization.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.
4. Guaranteed by test in production.



**Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled), regulator ON**

Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Typ	Max <sup>(1)</sup>			Unit
					T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
I <sub>DD</sub>	Supply current in Run mode	All peripherals enabled <sup>(2)(3)</sup>	168	97	102	128	154	mA
			150	87	92	118	143	
			144	80	84	108	131	
			120	65	68	88	108	
			90	51	54	73	93	
			60	37	41	59	79	
			30	21	23	42	62	
		25	18	20	39	59		
		All peripherals disabled	168	49	55	79	105	
			150	44	49	44	100	
			144	40	45	68	92	
			120	36	39	58	78	
			90	29	32	51	71	
			60	22	25	44	64	
30	13		15	34	54			
25	11	13	32	52				

1. Guaranteed based on test during characterization.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

**Table 26. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch), regulator OFF**

Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Typ		Max <sup>(1)</sup>						Unit
				I <sub>DD12</sub>	I <sub>DD</sub>	T <sub>A</sub> = 25 °C		T <sub>A</sub> = 85 °C		T <sub>A</sub> = 105 °C		
						I <sub>DD12</sub>	I <sub>DD</sub>	I <sub>DD12</sub>	I <sub>DD</sub>	I <sub>DD12</sub>	I <sub>DD</sub>	
I <sub>DD12</sub> / I <sub>DD</sub>	Supply current in Run mode from V <sub>12</sub> and V <sub>DD</sub> supply	All peripherals enabled <sup>(2) (3)</sup>	168	93	1	98	1	123	1	148	1	mA
			150	83	1	88	1	113	1	138	1	
			144	76	1	80	1	103	1	126	1	
			120	56	1	59	1	78	1	97	1	
			90	43	1	45	1	64	1	83	1	
			60	29	1	32	1	50	1	70	1	
			30	15	1	18	1	36	1	56	1	
		25	13	1	15	1	34	1	53	1		
		All peripherals disabled	168	44	1	50	1	72	1	94	1	
			150	40	1	45	1	68	1	90	1	
			144	36	1	40	1	62	1	82	1	
			120	27	1	30	1	48	1	66	1	
			90	20	1	23	1	41	1	60	1	
			60	14	1	16	1	35	1	53	1	
30	8		1	10	1	28	1	47	1			
25	7	1	9	1	27	1	46	1				

1. Guaranteed based on test during characterization.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, DSI regulator, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

**Table 27. Typical and maximum current consumption in Sleep mode, regulator ON**

Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Typ	Max <sup>(1)(2)(3)</sup>			Unit
					T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
I <sub>DD</sub>	Supply current in Sleep mode	All peripherals enabled	180	78	88 <sup>(4)</sup>	118	151 <sup>(4)</sup>	mA
			168	71	76	101	127	
			150	64	71	94	119	
			144	58	62	85	109	
			120	43	46	65	85	
			90	33	37	54	74	
			60	23	25	44	63	
			30	13	15	34	53	
			25	11	13	32	52	
			16	5	8	27	47	
			8	4	7	25	45	
			4	3	5	24	44	
		2	2	5	23	43		
		All peripherals disabled	180	23	29 <sup>(4)</sup>	63	96 <sup>(4)</sup>	
			168	21	25	50	76	
			150	19	23	48	74	
			144	17	31	43	67	
			120	13	16	34	54	
			90	10	13	31	51	
			60	7	10	28	48	
			30	5	7	25	45	
			25	4	7	25	45	
			16	2	5	23	43	
			8	2	5	23	43	
4	2		5	23	43			
2	2	4	23	42				

1. Guaranteed based on test during characterization.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.
4. Guaranteed by test in production.

Table 28. Typical and maximum current consumption in Sleep mode, regulator OFF

Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Typ		Max <sup>(1)</sup>						Unit
				I <sub>DD12</sub>	I <sub>DD</sub>	T <sub>A</sub> = 25 °C		T <sub>A</sub> = 85 °C		T <sub>A</sub> = 105 °C		
						I <sub>DD12</sub>	I <sub>DD</sub>	I <sub>DD12</sub>	I <sub>DD</sub>	I <sub>DD12</sub>	I <sub>DD</sub>	
I <sub>DD12</sub> / I <sub>DD</sub>	Supply current in Run mode from V <sub>12</sub> and V <sub>DD</sub> supply	All peripherals enabled	168	70	1	75	1	100	1	126	1	mA
			150	63	1	70	1	93	1	118	1	
			144	57	1	61	1	84	1	108	1	
			120	42	1	45	1	64	1	84	1	
			90	32	1	36	1	53	1	73	1	
			60	22	1	24	1	43	1	63	1	
			30	12	1	14	1	33	1	53	1	
		25	10	1	12	1	31	1	51	1		
		All peripherals disabled	168	20	1	24	1	49	1	75	1	
			150	18	1	22	1	47	1	73	1	
			144	16	1	19	1	42	1	66	1	
			120	12	1	14	1	33	1	53	1	
			90	10	1	12	1	30	1	50	1	
			60	7	1	9	1	27	1	47	1	
30	4		1	6	1	24	1	44	1			
25	4	1	6	1	24	1	44	1				

1. Guaranteed based on test during characterization.



**Table 29. Typical and maximum current consumption in Stop mode**

Symbol	Parameter	Conditions	Typ	Max <sup>(1)</sup>			Unit
				T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
I <sub>DD_STOP_NM</sub> (normal mode)	Supply current in Stop mode with voltage regulator in main regulator mode	Flash memory in Stop mode, all oscillators OFF, no independent watchdog	0.63	3	17	33	mA
		Flash memory in Deep power down mode, all oscillators OFF, no independent watchdog	0.58	3	17	33	
	Supply current in Stop mode with voltage regulator in Low Power regulator mode	Flash memory in Stop mode, all oscillators OFF, no independent watchdog	0.50	2	15	28	
		Flash memory in Deep power down mode, all oscillators OFF, no independent watchdog	0.44	2	15	28	
I <sub>DD_STOP_UDM</sub> (under-drive mode)	Supply current in Stop mode with voltage regulator in main regulator and under-drive mode	Flash memory in Deep power down mode, main regulator in under-drive mode, all oscillators OFF, no independent watchdog	0.21	1	6	12	
	Supply current in Stop mode with voltage regulator in Low Power regulator and under-drive mode	Flash memory in Deep power down mode, Low Power regulator in under-drive mode, all oscillators OFF, no independent watchdog	0.14	1	6	13	

1. Data based on characterization, tested in production.

**Table 30. Typical and maximum current consumption in Standby mode**

Symbol	Parameter	Conditions	Typ <sup>(1)</sup>			Max <sup>(2)</sup>			Unit
			T <sub>A</sub> = 25 °C			T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
			V <sub>DD</sub> = 1.7 V	V <sub>DD</sub> = 2.4 V	V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> = 3.3 V			
I <sub>DD_STBY</sub>	Supply current in Standby mode	Backup SRAM ON, RTC and LSE oscillator OFF	1.7	2.5	2.9	6 <sup>(3)</sup>	18	35 <sup>(3)</sup>	µA
		Backup SRAM OFF, RTC and LSE oscillator OFF	1.0	1.8	2.20	5 <sup>(3)</sup>	15	30 <sup>(3)</sup>	
		Backup SRAM OFF, RTC ON and LSE oscillator in Power Drive mode	1.7	2.7	3.2	7	20	39	
		Backup SRAM ON, RTC ON and LSE oscillator in Power Drive mode	2.4	3.4	4.0	8	25	48	
		Backup SRAM ON, RTC ON and LSE oscillator in High Drive mode	3.2	4.2	4.8	10	29	57	
		Backup SRAM OFF, RTC ON and LSE oscillator in High Drive mode	2.5	3.5	4.1	8	25	48	


1. PDR is off for V<sub>DD</sub>=1.7 V. When the PDR is OFF (internal reset OFF), the typical current consumption is reduced by additional 1.2 µA
2. Based on characterization, not tested in production unless otherwise specified.
3. Based on characterization, tested in production.

**Table 31. Typical and maximum current consumption in V<sub>BAT</sub> mode**


Symbol	Parameter	Conditions <sup>(1)</sup>	Typ			Max <sup>(2)</sup>			Unit
			T <sub>A</sub> = 25 °C			T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
			V <sub>BAT</sub> = 1.7 V	V <sub>BAT</sub> = 2.4 V	V <sub>BAT</sub> = 3.3 V	V <sub>BAT</sub> = 3.3 V			
I <sub>DD_VBAT</sub>	Backup domain supply current	Backup SRAM ON, RTC ON and LSE oscillator in Low Power mode	1.431	1.577	1.825	1.9	12.0	24.0	µA
		Backup SRAM OFF, RTC ON and LSE oscillator in Low Power mode	0.720	0.849	1.060	1.1	7.0	13.9	
		Backup SRAM ON, RTC ON and LSE oscillator in High Drive mode	2.212	2.368	2.630	2.80	17.3	34.6	
		Backup SRAM OFF, RTC ON and LSE oscillator in High Drive mode	1.499	1.637	1.862	2.0	12.3	24.5	
		Backup SRAM ON, RTC and LSE OFF	0.710	0.720	0.760	0.8 <sup>(3)</sup>	5.0	10.0 <sup>(3)</sup>	
		Backup SRAM OFF, RTC and LSE OFF	0.018	0.020	0.024	0.2 <sup>(3)</sup>	2.0	4.0 <sup>(3)</sup>	

1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a C<sub>L</sub> of 6 pF for typical values.
2. Based on characterization, tested in production.
3. Based on test during characterization.

**Figure 27. Typical V<sub>BAT</sub> current consumption (RTC ON / backup SRAM ON and LSE in Low drive mode)**



**Figure 28. Typical  $V_{BAT}$  current consumption (RTC ON / backup SRAM ON and LSE in High drive mode)**



### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in [Table 58: I/O static characteristics](#).

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

**Caution:** Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption (see [Table 33](#)), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses

the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

$I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

$V_{DD}$  is the MCU supply voltage

$f_{SW}$  is the I/O switching frequency

$C$  is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

**Table 32. Switching output I/O current consumption<sup>(1)</sup>**

Symbol	Parameter	Conditions	I/O toggling frequency (fsw)	Typ	Unit
I <sub>DDIO</sub>	I/O switching Current	V <sub>DD</sub> = 3.3 V C = C <sub>INT</sub> <sup>(2)</sup>	2 MHz	0.0	mA
			8 MHz	0.2	
			25 MHz	0.6	
			50 MHz	1.1	
			60 MHz	1.3	
			84 MHz	1.8	
			90 MHz	1.9	
		V <sub>DD</sub> = 3.3 V C <sub>EXT</sub> = 0 pF C = C <sub>INT</sub> + C <sub>EXT</sub> + C <sub>S</sub>	2 MHz	0.1	
			8 MHz	0.4	
			25 MHz	1.23	
			50 MHz	2.43	
			60 MHz	2.93	
			84 MHz	3.86	
			90 MHz	4.07	

**Table 32. Switching output I/O current consumption<sup>(1)</sup> (continued)**

Symbol	Parameter	Conditions	I/O toggling frequency (fsw)	Typ	Unit
I <sub>DDIO</sub>	I/O switching Current	$V_{DD} = 3.3\text{ V}$ $C_{EXT} = 10\text{ pF}$ $C = C_{INT} + C_{EXT} + C_S$	2 MHz	0.18	mA
			8 MHz	0.67	
			25 MHz	2.09	
			50 MHz	3.6	
			60 MHz	4.5	
			84 MHz	7.8	
			90 MHz	9.8	
		$V_{DD} = 3.3\text{ V}$ $C_{EXT} = 22\text{ pF}$ $C = C_{INT} + C_{EXT} + C_S$	2 MHz	0.26	
			8 MHz	1.01	
			25 MHz	3.14	
			50 MHz	6.39	
		$V_{DD} = 3.3\text{ V}$ $C_{EXT} = 33\text{ pF}$ $C = C_{INT} + C_{EXT} + C_S$	60 MHz	10.68	
			2 MHz	0.33	
			8 MHz	1.29	
			25 MHz	4.23	
			50 MHz	11.02	

1. C<sub>S</sub> is the PCB board capacitance including the pad pin. C<sub>S</sub> = 7 pF (estimated value).
2. This test is performed by cutting the LQFP176 package pin (pad removal).

**On-chip peripheral current consumption**

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- I/O compensation cell enabled.
- The ART accelerator is ON.
- Scale 1 mode selected, internal digital voltage V12 = 1.32 V.
- HCLK is the system clock. f<sub>PCLK1</sub> = f<sub>HCLK</sub>/4, and f<sub>PCLK2</sub> = f<sub>HCLK</sub>/2.  
 The given value is calculated by measuring the difference of current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
  - f<sub>HCLK</sub> = 180 MHz (Scale1 + over-drive ON), f<sub>HCLK</sub> = 144 MHz (Scale 2), f<sub>HCLK</sub> = 120 MHz (Scale 3)
- Ambient operating temperature is 25 °C and V<sub>DD</sub>=3.3 V.



Table 33. Peripheral current consumption

Peripheral		I <sub>DD</sub> (Typ) <sup>(1)</sup>			Unit
		Scale 1	Scale 2	Scale 3	
AHB1 (up to 180 MHz)	GPIOA	3.16	3.00	2.58	μA/MHz
	GPIOB	2.67	2.62	2.25	
	GPIOC	2.42	2.31	2.10	
	GPIOD	2.22	2.10	1.79	
	GPIOE	2.60	2.48	2.23	
	GPIOF	2.39	2.27	2.08	
	GPIOG	2.27	2.13	1.98	
	GPIOH	2.34	2.20	2.02	
	GPIOI	2.52	2.37	2.17	
	GPIOJ	2.16	2.03	1.86	
	GPIOK	2.20	2.06	1.89	
	OTG_HS+ULPI	36.49	33.89	29.90	
	CRC	0.62	0.55	0.50	
	BKPSRAM	0.83	0.74	0.63	
	DMA1 <sup>(2)</sup>	3.3 x N + 6.8	3 x N + 6.3	2.7 x N + 5.5	
DMA2 <sup>(2)</sup>	3.4 x N + 5.7	3.1 x N + 5.3	2.8 x N + 4.6		
DMA2D	33.33	30.66	26.98		
ETH_MAC ETH_MAC_TX ETH_MAC_RX ETH_MAC_PTP	22.30	20.69	18.19		
AHB2 (up to 180 MHz)	USB_OTG_FS	34.33	31.96	28.35	μA/MHz
	DVCM1	3.61	3.35	2.98	
	RNG	1.94	1.82	1.61	
	CRYP	2.42	2.24	2.00	
	HASH	4.14	3.80	3.35	
AHB3 (up to 180 MHz)	QUADSPI	16.83	15.57	13.83	μA/MHz
	FMC	17.22	15.92	14.00	
Bus matrix <sup>(3)</sup>		12.17	11.19	9.97	μA/MHz

**Table 33. Peripheral current consumption (continued)**

Peripheral		I <sub>DD</sub> (Typ) <sup>(1)</sup>			Unit
		Scale 1	Scale 2	Scale 3	
APB1 (up to 45 MHz)	TIM2	19.11	17.56	15.33	μA/MHz
	TIM3	15.62	14.22	12.17	
	TIM4	16.22	14.64	12.83	
	TIM5	18.44	16.72	14.00	
	TIM6	3.18	2.69	2.17	
	TIM7	3.11	2.56	2.00	
	TIM12	8.67	7.56	6.50	
	TIM13	6.11	5.33	4.43	
	TIM14	6.44	5.61	4.67	
	PWR	17.44	15.61	13.53	
	USART2	5.44	4.64	3.93	
	USART3	5.51	4.72	4.00	
	UART4	5.22	4.64	3.83	
	UART5	5.33	4.64	3.83	
	UART7	5.56	4.78	4.10	
	UART8	5.24	4.64	3.93	
	I2C1	4.78	4.08	3.43	
	I2C2	5.11	4.50	3.73	
	I2C3	4.78	4.08	3.43	
	SPI2/I2S2 <sup>(4)</sup>	4.11	3.53	3.00	
	SPI3/I2S3 <sup>(4)</sup>	4.33	3.67	3.17	
	CAN1	8.89	7.83	6.87	
	CAN2	7.22	6.44	5.50	
DAC <sup>(5)</sup>	2.89	2.69	2.40		
WWDG	1.73	1.44	1.00		



**Table 33. Peripheral current consumption (continued)**

Peripheral		I <sub>DD</sub> (Typ) <sup>(1)</sup>			Unit
		Scale 1	Scale 2	Scale 3	
APB2 (up to 90 MHz)	SDIO	7.94	7.18	6.37	μA/MHz
	TIM1	19.44	17.81	15.80	
	TIM8	19.44	17.81	15.80	
	TIM9	8.44	7.60	6.77	
	TIM10	5.67	5.03	4.50	
	TIM11	5.72	5.10	4.55	
	ADC1 <sup>(6)</sup>	5.06	4.54	4.05	
	ADC2 <sup>(6)</sup>	5.00	4.47	3.97	
	ADC3 <sup>(6)</sup>	5.26	4.75	4.17	
	USART1	4.83	4.33	3.83	
	USART6	4.83	4.33	3.83	
	SPI1	2.11	1.76	1.60	
	SPI4	2.11	1.69	1.60	
	SPI5	2.11	1.76	1.60	
	SPI6	2.11	1.76	1.60	
	SYSCFG	1.72	1.35	1.22	
	LTDC	37.61	34.53	30.60	
	SAI1	3.44	3.01	2.72	
DSI	32.98	30.32	26.87		

1. When the I/O compensation cell is ON, I<sub>DD</sub> typical value increases by 0.22 mA.
2. DMA1/DMA2 current consumption is calculated by the equation. N: is the number of streams enabled, N= [1..8]
3. The BusMatrix is automatically active when at least one master is ON.
4. To enable an I2S peripheral, first set the I2SMOD bit and then the I2SE bit in the SPI\_I2SCFGR register.
5. When the DAC is ON and EN1/2 bits are set in DAC\_CR register, add an additional power consumption of 0.8 mA per DAC channel for the analog part.
6. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

### 5.3.8 Wakeup time from low-power modes

The wakeup times given in [Table 34](#) are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- for Stop or Sleep modes the wakeup event is WFE
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and  $V_{DD} = 3.3\text{ V}$ .

**Table 34. Low-power mode wakeup timings**

Symbol	Parameter	Conditions	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
$t_{WUSLEEP}^{(2)}$	Wakeup from Sleep	-	5	6	CPU clock cycles
$t_{WUSTOP}^{(2)}$	Wakeup from Stop mode with MR/LP regulator in normal mode	Main regulator is ON	12.9	15.0	$\mu\text{s}$
		Main regulator is ON and Flash memory in Deep power down mode	105	120	
		Low power regulator is ON	22	28	
		Low power regulator is ON and Flash memory in Deep power down mode	114	130	
$t_{WUSTOP}^{(2)}$	Wakeup from Stop mode with MR/LP regulator in Under-drive mode	Main regulator in under-drive mode (Flash memory in Deep power-down mode)	107	114	
		Low power regulator in under-drive mode (Flash memory in Deep power-down mode)	115	121	
$t_{WUSTDBY}^{(2)(3)}$	Wakeup from Standby mode	-	318	371	

1. Based on test during characterization.
2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first
3.  $t_{WUSTDBY}$  maximum value is given at  $-40\text{ }^\circ\text{C}$ .

### 5.3.9 External clock source characteristics

#### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the [Table 58](#). However, the recommended clock input waveform is shown in [Figure 29](#).

The characteristics given in [Table 35](#) result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in [Table 17](#).

**Table 35. High-speed external user clock characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>HSE_ext</sub>	External user clock source frequency <sup>(1)</sup>		1	-	50	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage	-	0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	
t <sub>w(HSE)</sub> t <sub>w(HSE)</sub>	OSC_IN high or low time <sup>(1)</sup>		5	-	-	ns
t <sub>r(HSE)</sub> t <sub>f(HSE)</sub>	OSC_IN rise or fall time <sup>(1)</sup>		-	-	10	
C <sub>in(HSE)</sub>	OSC_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuCy <sub>(HSE)</sub>	Duty cycle	-	45	-	55	%
I <sub>L</sub>	OSC_IN Input leakage current	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	-	-	±1	µA

1. Guaranteed by design.

#### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the [Table 58: I/O static characteristics](#). However, the recommended clock input waveform is shown in [Figure 30](#).

The characteristics given in [Table 36](#) result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in [Table 17](#).

**Table 36. Low-speed external user clock characteristics**


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>LSE_ext</sub>	User External clock source frequency <sup>(1)</sup>	-	-	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	
t <sub>w(LSE)</sub> t <sub>f(LSE)</sub>	OSC32_IN high or low time <sup>(1)</sup>		450	-	-	ns
t <sub>r(LSE)</sub> t <sub>f(LSE)</sub>	OSC32_IN rise or fall time <sup>(1)</sup>		-	-	50	

**Table 36. Low-speed external user clock characteristics (continued)**


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$C_{in(LSE)}$	OSC32_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuCy <sub>(LSE)</sub>	Duty cycle	-	30	-	70	%
$I_L$	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	$\pm 1$	$\mu A$

1. Guaranteed by design.

**Figure 29. High-speed external clock source AC timing diagram**



**Figure 30. Low-speed external clock source AC timing diagram**



**High-speed external clock generated from a crystal/ceramic resonator**

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in [Table 37](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization

time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

**Table 37. HSE 4-26 MHz oscillator characteristics (1)**


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{OSC\_IN}$	Oscillator frequency	-	4	-	26	MHz
$R_F$	Feedback resistor	-	-	200	-	k $\Omega$
$I_{DD}$	HSE current consumption	$V_{DD}=3.3\text{ V}$ , ESR= 30 $\Omega$ , $C_L=5\text{ pF}@25\text{ MHz}$	-	450	-	$\mu\text{A}$
		$V_{DD}=3.3\text{ V}$ , ESR= 30 $\Omega$ , $C_L=10\text{ pF}@25\text{ MHz}$	-	530	-	
$ACC_{HSE}^{(2)}$	HSE accuracy	-	- 500	-	500	ppm
$G_{m\_crit\_max}$	Maximum critical crystal $g_m$	Startup	-	-	1	mA/V
$t_{SU(HSE)}^{(3)}$	Startup time	$V_{DD}$ is stabilized	-	2	-	ms

1. Guaranteed by design.
2. This parameter depends on the crystal used in the application. The minimum and maximum values must be respected to comply with USB standard specifications.
3.  $t_{SU(HSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is based on characterization and not tested in production. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 31](#)).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

*Note:* For information on selecting the crystal, refer to the application note AN2867 “Oscillator design guide for ST microcontrollers” available from [www.st.com](http://www.st.com).

**Figure 31. Typical application with an 8 MHz crystal**



1.  $R_{EXT}$  value depends on the crystal characteristics.

**Low-speed external clock generated from a crystal/ceramic resonator**

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the informations given in this paragraph are based on characterization results obtained with typical external components specified in [Table 38](#).

In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).


**Table 38. LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ )<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_F$	Feedback resistor	-	-	18.4	-	$M\Omega$
$I_{DD}$	LSE current consumption	Low power mode <sup>(2)</sup>	-	-	1	$\mu\text{A}$
		High drive mode <sup>(2)</sup>	-	-	3	
$ACC_{LSE}$ <sup>(3)</sup>	LSE accuracy	-	- 500	-	500	ppm
$G_{m\_crit\_max}$	Maximum critical crystal $g_m$	Low power mode <sup>(2)</sup>	-	-	0.56	$\mu\text{A/V}$
		High drive mode <sup>(2)</sup>	-	-	1.5	
$t_{SU(LSE)}$ <sup>(4)</sup>	Startup time	$V_{DD}$ is stabilized	-	2	-	s

1. Guaranteed by design.
2. LSE mode cannot be changed "on the fly" otherwise, a glitch can be generated on OSCIN pin.
3. This parameter depends on the crystal used in the application. Refer to application note AN2867.
4.  $t_{SU(LSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is based on characterization and not tested in production. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

*Note:* For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from [www.st.com](http://www.st.com).

**Figure 32. Typical application with a 32.768 kHz crystal**



### 5.3.10 Internal clock source characteristics

The parameters given in [Table 39](#) and [Table 40](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#).


#### High-speed internal (HSI) RC oscillator

**Table 39. HSI oscillator characteristics (1)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{HSI}$	Frequency	-	-	16	-	MHz
$ACC_{HSI}$	HSI user trimming step <sup>(2)</sup>	-	-	-	1	%
	HSI oscillator accuracy	$T_A = -40 \text{ to } 105 \text{ }^\circ\text{C}^{(3)}$	- 8	-	4.5	%
		$T_A = -10 \text{ to } 85 \text{ }^\circ\text{C}^{(3)}$	- 4	-	4	%
	HSI oscillator accuracy	$T_A = 25 \text{ }^\circ\text{C}^{(4)}$	- 1	-	1	%
$t_{su(HSI)}^{(2)}$	HSI oscillator startup time	-	-	2.2	4	$\mu\text{s}$
$I_{DD(HSI)}^{(2)}$	HSI oscillator power consumption	-	-	60	80	$\mu\text{A}$

- $V_{DD} = 3.3 \text{ V}$ , PLL off,  $T_A = -40 \text{ to } 105 \text{ }^\circ\text{C}$  unless otherwise specified.
- Guaranteed by design
- Based on test during characterization.
- Factory calibrated, parts not soldered.

**Figure 33. ACC<sub>HSI</sub> vs. temperature**



- Based on test during characterization.


Low-speed internal (LSI) RC oscillator

Table 40. LSI oscillator characteristics (1)

Symbol	Parameter	Min	Typ	Max	Unit
$f_{LSI}^{(2)}$	Frequency	17	32	47	kHz
$t_{su(LSI)}^{(3)}$	Startup time	-	15	40	$\mu s$
$I_{DD(LSI)}^{(3)}$	Power consumption	-	0.4	0.6	$\mu A$

- $V_{DD} = 3 V, T_A = -40$  to  $105\text{ }^\circ C$  unless otherwise specified.
- Based on test during characterization.
- Guaranteed by design.

Figure 34.  $ACC_{LSI}$  versus temperature



5.3.11 PLL characteristics

The parameters given in [Table 41](#) and [Table 42](#) are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#).

Table 41. Main PLL characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{PLL\_IN}$	PLL input clock <sup>(1)</sup>	-	0.95 <sup>(2)</sup>	1	2.10	MHz
$f_{PLL\_OUT}$	PLL multiplier output clock	-	24	-	180	
$f_{PLL48\_OUT}$	48 MHz PLL multiplier output clock	-	-	48	75	
$f_{VCO\_OUT}$	PLL VCO output	-	192	-	432	



**Table 41. Main PLL characteristics (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
t <sub>LOCK</sub>	PLL lock time	VCO frequency = 192 MHz	75	-	200	μs	
		VCO frequency = 432 MHz	100	-	300		
Jitter <sup>(3)</sup>	Cycle-to-cycle jitter	System clock 120 MHz	RMS	-	25	-	ps
			peak to peak	-	±150	-	
	Period jitter		RMS	-	15	-	
			peak to peak	-	±200	-	
	Main clock output (MCO) for RMII Ethernet	Cycle to cycle at 50 MHz on 1000 samples	-	32	-		
	Main clock output (MCO) for MII Ethernet	Cycle to cycle at 25 MHz on 1000 samples	-	40	-		
Bit time CAN jitter	Cycle to cycle at 1 MHz on 1000 samples	-	330	-			
I <sub>DD(PLL)</sub> <sup>(4)</sup>	PLL power consumption on V <sub>DD</sub>	VCO frequency = 192 MHz	0.15	-	0.40	mA	
		VCO frequency = 432 MHz	0.45	-	0.75		
I <sub>DDA(PLL)</sub> <sup>(4)</sup>	PLL power consumption on V <sub>DDA</sub>	VCO frequency = 192 MHz	0.30	-	0.40		
		VCO frequency = 432 MHz	0.55	-	0.85		

1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.
2. Guaranteed by design.
3. The use of two PLLs in parallel can degrade the jitter up to +30%.
4. Based on test during characterization.

**Table 42. PLLI2S (audio PLL) characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
f <sub>PLLI2S_IN</sub>	PLLI2S input clock <sup>(1)</sup>	-	0.95 <sup>(2)</sup>	1	2.10	MHz	
f <sub>PLLI2S_OUT</sub>	PLLI2S multiplier output clock	-	-	-	216		
f <sub>VCO_OUT</sub>	PLLI2S VCO output	-	192	-	432		
t <sub>LOCK</sub>	PLLI2S lock time	VCO frequency = 192 MHz	75	-	200	μs	
		VCO frequency = 432 MHz	100	-	300		
Jitter <sup>(3)</sup>	Master I2S clock jitter	Cycle to cycle at 12.288 MHz on 48KHz period, N=432, R=5	RMS	-	90	-	-
			peak to peak	-	±280	-	ps
	WS I2S clock jitter	Cycle to cycle at 48 KHz on 1000 samples	Average frequency of 12.288 MHz, N=432, R=5 on 1000 samples	-	90	-	ps
			-	-	400	-	ps

**Table 42. PLLI2S (audio PLL) characteristics (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I <sub>DD(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on V <sub>DD</sub>	VCO frequency = 192 MHz	0.15	-	0.40	mA
		VCO frequency = 432 MHz	0.45	-	0.75	
I <sub>DDA(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on V <sub>DDA</sub>	VCO frequency = 192 MHz	0.30	-	0.40	mA
		VCO frequency = 432 MHz	0.55	-	0.85	

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
2. Guaranteed by design.
3. Value given with main PLL running.
4. Based on test during characterization.

**Table 43. PLLSAI (audio and LCD-TFT PLL) characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
f <sub>PLLSAI_IN</sub>	PLLSAI input clock <sup>(1)</sup>	-	0.95 <sup>(2)</sup>	1	2.10	MHz	
f <sub>PLLSAI_OUT</sub>	PLLSAI multiplier output clock	-	-	-	216		
f <sub>VCO_OUT</sub>	PLLSAI VCO output	-	192	-	432		
t <sub>LOCK</sub>	PLLSAI lock time	VCO frequency = 192 MHz	75	-	200	µs	
		VCO frequency = 432 MHz	100	-	300		
Jitter <sup>(3)</sup>	Main SAI clock jitter	Cycle to cycle at 12.288 MHz on 48 KHz period, N=432, R=5	RMS	-	90	-	ps
			peak to peak	-	±280	-	
			Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples	-	90	-	ps
	FS clock jitter	Cycle to cycle at 48 KHz on 1000 samples	-	400	-	ps	
I <sub>DD(PLLSAI)</sub> <sup>(4)</sup>	PLLSAI power consumption on V <sub>DD</sub>	VCO frequency = 192 MHz	0.15	-	0.40	mA	
		VCO frequency = 432 MHz	0.45	-	0.75		
I <sub>DDA(PLLSAI)</sub> <sup>(4)</sup>	PLLSAI power consumption on V <sub>DDA</sub>	VCO frequency = 192 MHz	0.30	-	0.40	mA	
		VCO frequency = 432 MHz	0.55	-	0.85		

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
2. Guaranteed by design.
3. Value given with main PLL running.
4. Based on test during characterization.

### 5.3.12 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see [Table 54](#)). It is available only on the main PLL.

**Table 44. SSCG parameters constraint**

Symbol	Parameter	Min	Typ	Max <sup>(1)</sup>	Unit
$f_{Mod}$	Modulation frequency	-	-	10	KHz
md	Peak modulation depth	0.25	-	2	%
MODEPER * INCSTEP	-	-	-	$2^{15} - 1$	-

1. Guaranteed by design.

Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

$$\text{MODEPER} = \text{round}[f_{\text{PLL\_IN}} / (4 \times f_{\text{Mod}})]$$

$f_{\text{PLL\_IN}}$  and  $f_{\text{Mod}}$  must be expressed in Hz.

As an example:

If  $f_{\text{PLL\_IN}} = 1 \text{ MHz}$ , and  $f_{\text{MOD}} = 1 \text{ kHz}$ , the modulation depth (MODEPER) is given by equation 1:

$$\text{MODEPER} = \text{round}[10^6 / (4 \times 10^3)] = 250$$

Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

$$\text{INCSTEP} = \text{round}[(2^{15} - 1) \times \text{md} \times \text{PLLN} / (100 \times 5 \times \text{MODEPER})]$$

$f_{\text{VCO\_OUT}}$  must be expressed in MHz.

With a modulation depth (md) =  $\pm 2 \%$  (4 % peak to peak), and PLLN = 240 (in MHz):

$$\text{INCSTEP} = \text{round}[(2^{15} - 1) \times 2 \times 240] / (100 \times 5 \times 250) = 126\text{md}(\text{quantitized})\%$$

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$\text{md}_{\text{quantized}}\% = (\text{MODEPER} \times \text{INCSTEP} \times 100 \times 5) / ((2^{15} - 1) \times \text{PLLN})$$

As a result:

$$\text{md}_{\text{quantized}}\% = (250 \times 126 \times 100 \times 5) / ((2^{15} - 1) \times 240) = 2.002\%(\text{peak})$$

Figure 35 and Figure 36 show the main PLL output clock waveforms in center spread and down spread modes, where:

- F0 is  $f_{PLL\_OUT}$  nominal.
- $T_{mode}$  is the modulation period.
- md is the modulation depth.

Figure 35. PLL output clock waveforms in center spread mode





Figure 36. PLL output clock waveforms in down spread mode



### 5.3.13 MIPI D-PHY characteristics

The parameters given in Table 45 and Table 46 are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in Table 17.

Table 45. MIPI D-PHY characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Hi-Speed Input/Output characteristics						
$U_{INST}$	UI instantaneous	-	2	-	12.5	ns

Table 45. MIPI D-PHY characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CMTX}$	HS transmit common mode voltage	-	150	200	250	mV
$ \Delta V_{CMTX} $	$V_{CMTX}$ mismatch when output is Differential-1 or Differential-0	-	-	-	5	
$ V_{OD} $	HS transmit differential voltage	-	140	200	270	
$ \Delta V_{OD} $	$V_{OD}$ mismatch when output is Differential-1 or Differential-0	-	-	-	14	
$V_{OHHS}$	HS output high voltage	-	-	-	360	
$Z_{OS}$	Single ended output impedance	-	40	50	62.5	$\Omega$
$\Delta Z_{OS}$	Single ended output impedance mismatch	-	-	-	10	%
$t_{HSr}$ & $t_{HSf}$	20% - 80% rise and fall time	-	100	-	$0.35 \cdot UI$	ps
LP receiver input characteristics						
$V_{IL}$	Logic 0 input voltage (not in ULP State)	-	-	-	550	mV
$V_{IL-ULPS}$	Logic 0 input voltage in ULP State	-	-	-	300	
$V_{IH}$	Input high level voltage	-	880	-	-	
$V_{hys}$	Voltage hysteresis	-	25	-	-	
LP emitter output characteristics						
$V_{IL}$	Output low level voltage	-	1.1	1.2	1.2	V
$V_{IL-ULPS}$	Output high level voltage	-	-50	-	50	mV
$V_{IH}$	Output impedance of LP transmitter	-	110	-	-	$\Omega$
$V_{hys}$	15%-85% rise and fall time	-	-	-	25	ns
LP contention detector characteristics						
$V_{ILCD}$	Logic 0 contention threshold	-	-	-	200	mV
$V_{IHCD}$	Logic 0 contention threshold	-	450	-	-	

1. Guaranteed based on test during characterization.

**Table 46. MIPI D-PHY AC characteristics LP mode and HS/LP transitions<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{LPX}$	Transmitted length of any Low-Power state period	-	50	-	-	ns
$T_{CLK-PREPARE}$	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	-	38	-	95	
$T_{CLK-PREPARE} + T_{CLK-ZERO}$	Time that the transmitter drives the HS-0 state prior to starting the clock.	-	300	-	-	
$T_{CLK-PRE}$	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	-	8	-	-	UI
$T_{CLK-POST}$	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode.	-	$62+52*UI$	-	-	ns
$T_{CLK-TRAIL}$	Time that the transmitter drives the HS-0 state after the last payload clock bit of an HS transmission burst.	-	60	-	-	
$T_{HS-PREPARE}$	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	-	$40+4*UI$	-	$85+6*UI$	
$T_{HS-PREPARE} + T_{HS-ZERO}$	$T_{HS-PREPARE}$ + Time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	-	$145+10*UI$	-	-	
$T_{HS-TRAIL}$	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst.	-	Max ( $n*8*UI$ , $60+n*4*UI$ )	-	-	
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	-	100	-	-	
$T_{REOT}$	30% - 85% rise time and fall time	-	-	-	35	
$T_{EOT}$	Transmitted time interval from the start of $T_{HS-TRAIL}$ or $T_{CLK-TRAIL}$ , to the start of the LP-11 state following a HS burst.	-	-	-	$105+n*12UI$	

1. Guaranteed based on test during characterization.

Figure 37. MIPI D-PHY HS/LP clock lane transition timing diagram





Figure 38. MIPI D-PHY HS/LP data lane transition timing diagram



### 5.3.14 MIPI D-PHY PLL characteristics

The parameters given in [Table 47](#) are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#).

Table 47. DSI-PLL characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{PLL\_IN}$	PLL input clock	-	4	-	100	MHz
$f_{PLL\_INFIN}$	PFD input clock	-	4	-	25	
$f_{PLL\_OUT}$	PLL multiplier output clock	-	31.25	-	500	
$f_{VCO\_OUT}$	PLL VCO output	-	500	-	1000	
$t_{LOCK}$	PLL lock time	-	-	-	200	$\mu s$

**Table 47. DSI-PLL characteristics<sup>(1)</sup> (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I <sub>DD(PLL)</sub>	PLL power consumption on V <sub>DD12</sub>	f <sub>VCO_OUT</sub> = 500 MHz	-	0.55	0.70	mA
		f <sub>VCO_OUT</sub> = 600 MHz	-	0.65	0.80	
		f <sub>VCO_OUT</sub> = 1000 MHz	-	0.95	1.20	

1. Based on test during characterization.

### 5.3.15 MIPI D-PHY regulator characteristics

The parameters given in [Table 48](#) are derived from tests performed under temperature and V<sub>DD</sub> supply voltage conditions summarized in [Table 17](#).

**Table 48. DSI regulator characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DD12DSI</sub>	1.2 V internal voltage on V <sub>DD12DSI</sub>	-	1.15	1.20	1.30	V
C <sub>EXT</sub>	External capacitor on V <sub>CAPDSI</sub>	-	1.1	2.2	3.3	μF
ESR	External Serial Resistor	-	0	25	600	mΩ
I <sub>DDDSIREG</sub>	Regulator power consumption	-	100	120	125	μA
I <sub>DDDSI</sub>	DSI system (regulator, PLL and D-PHY) current consumption on V <sub>DDDSI</sub>	Ultra Low Power Mode (Reg. ON + PLL OFF)	-	290	600	μA
		Stop State (Reg. ON + PLL OFF)	-	290	600	
I <sub>DDDSILP</sub>	DSI system current consumption on V <sub>DDDSI</sub> in LP mode communication <sup>(2)</sup>	10 MHz escape clock (Reg. ON + PLL OFF)	-	4.3	5.0	mA
		20 MHz escape clock (Reg. ON + PLL OFF)	-	4.3	5.0	
I <sub>DDDSIHS</sub>	DSI system (regulator, PLL and D-PHY) current consumption on V <sub>DDDSI</sub> in HS mode communication <sup>(3)</sup>	300 Mbps - 1 data lane (Reg. ON + PLL ON)	-	8.0	8.8	mA
		300 Mbps - 2data lane (Reg. ON + PLL ON)	-	11.4	12.5	
		500 Mbps - 1 data lane (Reg. ON + PLL ON)	-	13.5	14.7	
		500 Mbps - 2data lane (Reg. ON + PLL ON)	-	18.0	19.6	
	DSI system (regulator, PLL and D-PHY) current consumption on V <sub>DDDSI</sub> in HS mode with CLK like payload	500 Mbps - 2data lane (Reg. ON + PLL ON)	-	21.4	23.3	
t <sub>WAKEUP</sub>	Startup delay	C <sub>EXT</sub> = 2.2 μF	-	110	-	μs
		C <sub>EXT</sub> = 3.3 μF	-	-	160	
I <sub>INRUSH</sub>	Inrush current on V <sub>DDDSI</sub>	External capacitor load at start	-	60	200	mA

1. Based on test during characterization.

2. Values based on an average traffic in LP Command Mode.

3. Values based on an average traffic (3/4 HS traffic & 1/4 LP) in Video Mode.



### 5.3.16 Memory characteristics

#### Flash memory

The characteristics are given at  $T_A = -40$  to  $105$  °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

**Table 49. Flash memory characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD}$	Supply current	Write / Erase 8-bit mode, $V_{DD} = 1.7$ V	-	5	-	mA
		Write / Erase 16-bit mode, $V_{DD} = 2.1$ V	-	8	-	
		Write / Erase 32-bit mode, $V_{DD} = 3.3$ V	-	12	-	

**Table 50. Flash memory programming**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
$t_{prog}$	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	$\mu$ s
$t_{ERASE16KB}$	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	400	800	ms
		Program/erase parallelism (PSIZE) = x 16	-	300	600	
		Program/erase parallelism (PSIZE) = x 32	-	250	500	
$t_{ERASE64KB}$	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	1200	2400	ms
		Program/erase parallelism (PSIZE) = x 16	-	700	1400	
		Program/erase parallelism (PSIZE) = x 32	-	550	1100	
$t_{ERASE128KB}$	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	2	4	s
		Program/erase parallelism (PSIZE) = x 16	-	1.3	2.6	
		Program/erase parallelism (PSIZE) = x 32	-	1	2	

**Table 50. Flash memory programming (continued)**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
t <sub>ME</sub>	Mass erase time	Program/erase parallelism (PSIZE) = x 8	-	16	32	s
		Program/erase parallelism (PSIZE) = x 16	-	11	22	
		Program/erase parallelism (PSIZE) = x 32	-	8	16	
t <sub>BE</sub>	Bank erase time	Program/erase parallelism (PSIZE) = x 8	-	16	32	
		Program/erase parallelism (PSIZE) = x 16	-	11	22	
		Program/erase parallelism (PSIZE) = x 32	-	8	16	
V <sub>prog</sub>	Programming voltage	32-bit program operation	2.7	-	3.6	V
		16-bit program operation	2.1	-	3.6	
		8-bit program operation	1.7	-	3.6	

1. Based on test during characterization.
2. The maximum programming time is measured after 100K erase operations.

**Table 51. Flash memory programming with V<sub>PP</sub>**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Double word programming	T <sub>A</sub> = 0 to +40 °C V <sub>DD</sub> = 3.3 V V <sub>PP</sub> = 8.5 V	-	16	100 <sup>(2)</sup>	µs
t <sub>ERASE16KB</sub>	Sector (16 KB) erase time		-	230	-	ms
t <sub>ERASE64KB</sub>	Sector (64 KB) erase time		-	490	-	
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time		-	875	-	
t <sub>ME</sub>	Mass erase time	-	-	6.9	-	s
t <sub>BE</sub>	Bank erase time	-	-	6.9	-	s
V <sub>prog</sub>	Programming voltage	-	2.7	-	3.6	V
V <sub>PP</sub>	V <sub>PP</sub> voltage range	-	7	-	9	
I <sub>PP</sub>	Minimum current sunk on the V <sub>PP</sub> pin	-	10	-	-	mA
t <sub>VPP</sub> <sup>(3)</sup>	Cumulative time during which V <sub>PP</sub> is applied	-	-	-	1	hour

1. Guaranteed by design.
2. The maximum programming time is measured after 100K erase operations.
3. V<sub>PP</sub> should only be connected during programming/erasing.

**Table 52. Flash memory endurance and data retention**

Symbol	Parameter	Conditions	Value	Unit
			Min <sup>(1)</sup>	
N <sub>END</sub>	Endurance	T <sub>A</sub> = -40 to +85 °C (6 suffix versions) T <sub>A</sub> = -40 to +105 °C (7 suffix versions)	10	kcycles
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	Years
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	20	

1. Based on test during characterization.
2. Cycling performed over the whole temperature range.

### 5.3.17 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in [Table 53](#). They are based on the EMS levels and classes defined in application note AN1709.

**Table 53. EMS characteristics**

Symbol	Parameter	Conditions	Level/Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V <sub>DD</sub> = 3.3 V, TFBGA216, T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 168 MHz, conforming to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	V <sub>DD</sub> = 3.3 V, TFBGA216, T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 168 MHz, conforming to IEC 61000-4-2	4A

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

**Software recommendations**

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

**Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

**Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC<sup>?</sup> code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

**Table 54. EMI characteristics**

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ]		Unit
				8/168 MHz	8/180 MHz	
S <sub>EMI</sub>	Peak level	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, TFBGA216 package, conforming to SAE J1752/3 EEMBC, ART ON, all peripheral clocks enabled, clock dithering disabled.	0.1 to 30 MHz	2	2	dBμV
			30 to 130 MHz	4	1	
			130 MHz to 1GHz	10	10	
			SAE EMI Level	3	3	-
	Peak level	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, TFBGA216 package, conforming to SAE J1752/3 EEMBC, ART ON, all peripheral clocks enabled, clock dithering enabled	0.1 to 30 MHz	5	-10	dBμV
			30 to 130 MHz	3	-15	
			130 MHz to 1GHz	8	0	
			SAE EMI level	2	2	-

**5.3.18 Absolute maximum ratings (electrical sensitivity)**

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

**Electrostatic discharge (ESD)**

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/ESDA/JEDEC JS-001 and ANSI/ESD S5.3.1 standards.

**Table 55. ESD absolute maximum ratings**

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C conforming to ANSI/ESD S5.3.1, LQFP176, LQFP208, UFBGA169, UFBGA176, TFBGA216 and WLCSP148 packages	C3	250	

1. Guaranteed based on test during characterization.

### Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

**Table 56. Electrical sensitivities<sup>(1)</sup>**

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

1. MSV on PA4 and PA5 is 5 V, versus 5.4 V on all IOs.

### 5.3.19 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V<sub>SS</sub> or above V<sub>DD</sub> (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of – 5 μA/+0 μA range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in [Table 57](#).

**Table 57. I/O current injection susceptibility**

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
I <sub>INJ</sub>	Injected current on BOOT0 and NRST pins	- 0	NA <sup>(1)</sup>	mA
	Injected current on DSIHOST_D0P, DSIHOST_D0N, DSIHOST_D1P, DSIHOST_D0N, DSIHOST_CKP, DSIHOST_CKN pins	- 0	0	
	Injected current on PA0 and PC0 pins	- 0	NA <sup>(1)</sup>	
	Injected current on any other FT pin	- 5	NA <sup>(1)</sup>	
	Injected current on any other pin	- 5	+ 5	

1. Injection is not possible.

*Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.*

**5.3.20 I/O port characteristics**

**General input/output characteristics**

Unless otherwise specified, the parameters given in [Table 58](#) are derived from tests performed under the conditions summarized in [Table 17](#). All I/Os are CMOS and TTL compliant.

**Table 58. I/O static characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>IL</sub>	FT, TTA and NRST I/O input low level voltage	1.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	-	0.35V <sub>DD</sub> - 0.04 <sup>(1)</sup>	V
			-	-	0.3V <sub>DD</sub> <sup>(2)</sup>	
	BOOT0 I/O input low level voltage	1.75 V ≤ V <sub>DD</sub> ≤ 3.6 V, -40 °C ≤ T <sub>A</sub> ≤ 105 °C	-	-	0.1V <sub>DD</sub> + 0.1 <sup>(1)</sup>	
1.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, 0 °C ≤ T <sub>A</sub> ≤ 105 °C			-	-		
V <sub>IH</sub>	FT, TTA and NRST I/O input high level voltage <sup>(5)</sup>	1.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.45V <sub>DD</sub> + 0.3 <sup>(1)</sup>	-	-	
			0.7V <sub>DD</sub> <sup>(2)</sup>	-	-	
	BOOT0 I/O input high level voltage	1.75 V ≤ V <sub>DD</sub> ≤ 3.6 V, -40 °C ≤ T <sub>A</sub> ≤ 105 °C	1.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, 0 °C ≤ T <sub>A</sub> ≤ 105 °C	0.17V <sub>DD</sub> + 0.7 <sup>(1)</sup>	-	-
-				-	-	


Table 58. I/O static characteristics (continued)

Symbol	Parameter		Conditions	Min	Typ	Max	Unit
V <sub>HYS</sub>	FT, TTA and NRST I/O input hysteresis		1.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	10%V <sub>DD</sub> <sup>(3)</sup>	-	-	V
	BOOT0 I/O input hysteresis		1.75 V ≤ V <sub>DD</sub> ≤ 3.6 V, -40 °C ≤ T <sub>A</sub> ≤ 105 °C	0.1	-	-	
		1.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, 0 °C ≤ T <sub>A</sub> ≤ 105 °C					
I <sub>lkg</sub>	I/O input leakage current <sup>(4)</sup>		V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	-	-	±1	μA
	I/O FT input leakage current <sup>(5)</sup>		V <sub>IN</sub> = 5 V	-	-	3	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(6)</sup>	All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID)	V <sub>IN</sub> = V <sub>SS</sub>	30	40	50	kΩ
		PA10/PB12 (OTG_FS_ID, OTG_HS_ID)		7	10	14	
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(7)</sup>	All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID)	V <sub>IN</sub> = V <sub>DD</sub>	30	40	50	
		PA10/PB12 (OTG_FS_ID, OTG_HS_ID)		7	10	14	
C <sub>IO</sub> <sup>(8)</sup>	I/O pin capacitance		-	-	5	-	pF

1. Guaranteed by design.
2. Tested in production.
3. With a minimum of 200 mV.
4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to [Table 57](#)
5. To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to [Table 57](#)
6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10%).
7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10%).
8. Hysteresis voltage between Schmitt trigger switching levels. Based on test during characterization.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in [Figure 39](#).

Figure 39. FT I/O input characteristics



### Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{OL}/V_{OH}$ ) except PC13, PC14, PC15 and PI8 which can sink or source up to  $\pm 3$ mA. When using the PC13 to PC15 and PI8 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in [Section 5.2](#). In particular:

- The sum of the currents sourced by all the I/Os on  $V_{DD}$ , plus the maximum Run consumption of the MCU sourced on  $V_{DD}$ , cannot exceed the absolute maximum rating  $\Sigma I_{VDD}$  (see [Table 15](#)).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on  $V_{SS}$  cannot exceed the absolute maximum rating  $\Sigma I_{VSS}$  (see [Table 15](#)).



## Output voltage levels

Unless otherwise specified, the parameters given in [Table 59](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#). All I/Os are CMOS and TTL compliant.

**Table 59. Output voltage characteristics**

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup> $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	V
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		$V_{DD} - 0.4$	-	
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup> $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		2.4	-	
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin	$I_{IO} = +20 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	1.3 <sup>(4)</sup>	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		$V_{DD} - 1.3^{(4)}$	-	
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin	$I_{IO} = +6 \text{ mA}$ $1.8 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4 <sup>(4)</sup>	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		$V_{DD} - 0.4^{(4)}$	-	
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin	$I_{IO} = +4 \text{ mA}$ $1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4 <sup>(5)</sup>	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		$V_{DD} - 0.4^{(5)}$	-	

1. The  $I_{IO}$  current sunk by the device must always respect the absolute maximum rating specified in [Table 15](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. The  $I_{IO}$  current sourced by the device must always respect the absolute maximum rating specified in [Table 15](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ .
4. Based on characterization data.
5. Guaranteed by design.

## Input/output AC characteristics

The definition and values of input/output AC characteristics are given in [Figure 40](#) and [Table 60](#), respectively.

Unless otherwise specified, the parameters given in [Table 60](#) are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#).

Table 60. I/O AC characteristics<sup>(1)(2)</sup>


OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
00	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	4	MHz	
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	2		
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	8		
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.8 V	-	-	4		
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	3		
	t <sub>f(IO)out</sub> / t <sub>r(IO)out</sub>	Output high to low level fall time and output low to high level rise time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.7 V to 3.6 V	-	-	100	ns	
01	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	25	MHz	
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.8 V	-	-	12.5		
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	10		
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	50		
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.8 V	-	-	20		
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	12.5		
	t <sub>f(IO)out</sub> / t <sub>r(IO)out</sub>	Output high to low level fall time and output low to high level rise time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	10	ns	
C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V			-	-	6			
C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V			-	-	20			
C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V			-	-	10			
10	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	50 <sup>(4)</sup>	MHz	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	100 <sup>(4)</sup>		
			C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	25		
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.8 V	-	-	50		
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	42.5		
		t <sub>f(IO)out</sub> / t <sub>r(IO)out</sub>	Output high to low level fall time and output low to high level rise time	C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	6	ns
	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V			-	-	4		
	C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 1.7 V			-	-	10		
C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-			-	6			

Table 60. I/O AC characteristics<sup>(1)(2)</sup> (continued)

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
11	$f_{\max(\text{IO})\text{out}}$	Maximum frequency <sup>(3)</sup>	$C_L = 30 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$	-	-	100 <sup>(4)</sup>	MHz
			$C_L = 30 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$	-	-	50	
			$C_L = 30 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$	-	-	42.5	
			$C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$	-	-	180 <sup>(4)</sup>	
			$C_L = 10 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$	-	-	100	
			$C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$	-	-	72.5	
	$t_{f(\text{IO})\text{out}}/ t_{r(\text{IO})\text{out}}$	Output high to low level fall time and output low to high level rise time	$C_L = 30 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$	-	-	4	ns
			$C_L = 30 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$	-	-	6	
			$C_L = 30 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$	-	-	7	
			$C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$	-	-	2.5	
			$C_L = 10 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$	-	-	3.5	
			$C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$	-	-	4	
-	$t_{\text{EXTI}pw}$	Pulse width of external signals detected by the EXTI controller	-	10	-	-	ns

1. Guaranteed by design.
2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.
3. The maximum frequency is defined in [Figure 40](#).
4. For maximum frequencies above 50 MHz and  $V_{DD} > 2.4 \text{ V}$ , the compensation cell should be used.

Figure 40. I/O AC characteristics definition



### 5.3.21 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$  (see [Table 58](#)).


Unless otherwise specified, the parameters given in [Table 61](#) are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#).

**Table 61. NRST pin characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{PU}$	Weak pull-up equivalent resistor <sup>(1)</sup>	$V_{IN} = V_{SS}$	30	40	50	$k\Omega$
$V_{F(NRST)}$ <sup>(2)</sup>	NRST Input filtered pulse	-	-	-	100	ns
$V_{NF(NRST)}$ <sup>(2)</sup>	NRST Input not filtered pulse	$V_{DD} > 2.7 V$	300	-	-	
$T_{NRST\_OUT}$	Generated reset pulse duration	Internal Reset source	20	-	-	$\mu s$

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10%).
2. Guaranteed by design.

**Figure 41. Recommended NRST pin protection**



1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the  $V_{IL(NRST)}$  max level specified in [Table 58](#). Otherwise the reset is not taken into account by the device.

### 5.3.22 TIM timer characteristics

The parameters given in [Table 62](#) are guaranteed by design. Refer to [Section 5.3.20](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

**Table 62. TIMx characteristics<sup>(1)(2)</sup>**

Symbol	Parameter	Conditions <sup>(3)</sup>	Min	Max	Unit
t <sub>res(TIM)</sub>	Timer resolution time	AHB/APBx prescaler = 1 or 2 or 4, f <sub>TIMxCLK</sub> = 180 MHz	1	-	t <sub>TIMxCLK</sub>
		AHB/APBx prescaler > 4, f <sub>TIMxCLK</sub> = 90 MHz	1	-	t <sub>TIMxCLK</sub>
f <sub>EXT</sub>	Timer external clock frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 180 MHz	0	f <sub>TIMxCLK</sub> /2	MHz
Res <sub>TIM</sub>	Timer resolution		-	16/32	bit
t <sub>MAX_COUNT</sub>	Maximum possible count with 32-bit counter	-	-	65536 × 65536	t <sub>TIMxCLK</sub>

1. TIMx is used as a general term to refer to the TIM1 to TIM12 timers.
2. Guaranteed by design.
3. The maximum timer frequency on APB1 or APB2 is up to 180 MHz, by setting the TIMPRE bit in the RCC\_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCKL, otherwise TIMxCLK = 4x PCLKx.

### 5.3.23 Communications interfaces

#### I<sup>2</sup>C interface characteristics

The I<sup>2</sup>C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): bit rate up to 100 kbit/s
- Fast-mode (Fm): bit rate up to 400 kbit/s.

The I<sup>2</sup>C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0386 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but is still present. Refer to [Section 5.3.20](#) for more details on the I<sup>2</sup>C I/O characteristics.

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter, whose characteristics are detailed in [Table 63](#).

**Table 63. I2C analog filter characteristics<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Maximum pulse width of spikes suppressed by the analog filter	50 <sup>(2)</sup>	150 <sup>(3)</sup>	ns

1. Guaranteed based on test during characterization.

2. Spikes with widths below  $t_{AF(min)}$  are filtered.
3. Spikes with widths above  $t_{AF(max)}$  are not filtered

**SPI interface characteristics**

Unless otherwise specified, the parameters given in [Table 64](#) for the SPI interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#), with the following configuration:

- output speed set to OSPEEDRy[1:0] = 10
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5  $V_{DD}$

Refer to [Section 5.3.20](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

**Table 64. SPI dynamic characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max <sup>(2)</sup>	Unit
$f_{SCK}$ $1/t_{c(SCK)}$	SPI clock frequency	Master mode, $2.7 V \leq V_{DD} \leq 3.6 V$ , SPI1,4,5,6,	-	-	45	MHz
		Master mode, $1.71 V \leq V_{DD} \leq 3.6 V$ , SPI1,4,5,6	-	-	22.5	
		Master transmitter mode, $1.7 V \leq V_{DD} \leq 3.6 V$ , SPI1,4,5,6	-	-	45	
		Slave full duplex mode, $2.7 V \leq V_{DD} \leq 3.6 V$ , SPI1,4,5,6	-	-	45	
		Slave transmitter mode, $1.71 V \leq V_{DD} \leq 3.6 V$ , SPI1,4,5,6	-	-	33	
		Slave transmitter mode, $2.7 V \leq V_{DD} \leq 3.6 V$ , SPI1,4,5,6	-	-	45	
		Slave mode, $1.71 V \leq V_{DD} \leq 3.6 V$ , SPI2,3	-	-	22.5	
Duty(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%

**Table 64. SPI dynamic characteristics<sup>(1)</sup> (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max <sup>(2)</sup>	Unit
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode, SPI presc = 2	$T_{PCLK}-1.5$	$T_{PCLK}$	$T_{PCLK}+1.5$	ns
$t_{su(NSS)}$	NSS setup time	Slave mode, SPI presc = 2	$4 T_{PCLK}$	-	-	
$t_{h(NSS)}$	NSS hold time	Slave mode, SPI presc = 2	$2 T_{PCLK}$	-	-	
$t_{su(MI)}$	Data input setup time	Master mode	2	-	-	
$t_{su(SI)}$		Slave mode	3	-	-	
$t_{h(MI)}$	Data input hold time	Master mode	4	-	-	
$t_{h(SI)}$		Slave mode	2	-	-	
$t_{a(SO)}$	Data output access time	Slave mode, SPI presc = 2	7	-	21	
$t_{dis(SO)}$	Data output disable time	Slave mode	5	-	12	
$t_{v(SO)}$	Data output valid time	Slave mode, $2.7 V \leq V_{DD} \leq 3.6 V$	-	11	15	
		Slave mode, $1.71 V \leq V_{DD} \leq 3.6 V$	-	11	11.5	
$t_{h(SO)}$	Data output hold time	Slave mode	6	-	-	
$t_{v(MO)}$	Data output valid time	Master mode	-	4.5	5	
$t_{h(MO)}$	Data output hold time	Master mode	2	-	-	

1. Guaranteed based on test during characterization.
2. Maximum frequency in Slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$ , which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty(SCK) = 50%

Figure 42. SPI timing diagram - slave mode and CPHA = 0




Figure 43. SPI timing diagram - slave mode and CPHA = 1<sup>(1)</sup>







Figure 44. SPI timing diagram - master mode<sup>(1)</sup>



### I<sup>2</sup>S interface characteristics

Unless otherwise specified, the parameters given in [Table 65](#) for the I<sup>2</sup>S interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#), with the following configuration:

- output speed set to OSPEEDRy[1:0] = 10
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5  $V_{DD}$

Refer to [Section 5.3.20](#) for more details on the input/output alternate function characteristics (CK, SD, WS).

**Table 65. I<sup>2</sup>S dynamic characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{MCK}$	I2S main clock output	-	256x8K	256x $F_s$ <sup>(2)</sup>	MHz
$f_{CK}$	I2S clock frequency	Master data	-	64x $F_s$	
		Slave data	-	64x $F_s$	
$D_{CK}$	I2S clock frequency duty cycle	Slave receiver	30	70	%
$t_{v(WS)}$	WS valid time	Master mode	0	5	ns
$t_{h(WS)}$	WS hold time	Master mode	0	-	
$t_{su(WS)}$	WS setup time	Slave mode	3.5	-	
		Slave mode PCM short pulse mode <sup>(3)</sup>	3.5	-	
$t_{h(WS)}$	WS hold time	Slave mode	0.5	-	
		Slave mode PCM short pulse mode <sup>(3)</sup>	1	-	
$t_{su(SD\_MR)}$	Data input setup time	Master receiver	5	-	
$t_{su(SD\_SR)}$		Slave receiver	1.5	-	
$t_{h(SD\_MR)}$	Data input hold time	Master receiver	5	-	
$t_{h(SD\_SR)}$		Slave receiver	1.5	-	
$t_{v(SD\_ST)}$	Data output valid time	Slave transmitter (after enable edge)	-	19	
$t_{v(SD\_MT)}$		Master transmitter (after enable edge)	-	2.50	
$t_{h(SD\_ST)}$	Data output hold time	Slave transmitter (after enable edge)	5	-	
$t_{h(SD\_MT)}$		Master transmitter (after enable edge)	0	-	


1. Guaranteed based on test during characterization.
2. 128x $F_s$  maximum is 24.756 MHz (APB1 Maximum frequency).
3. Measurement done with respect to I2S\_CK rising edge.

**Note:** Refer to the I2S section of RM0386 reference manual for more details on the sampling frequency ( $F_s$ ).

$f_{MCK}$ ,  $f_{CK}$ , and  $D_{CK}$  values reflect only the digital peripheral behavior, source clock precision might slightly change the values. The values of these parameters might be slightly impacted by the source clock precision.  $D_{CK}$  depends mainly on the value of ODD bit. The digital


contribution leads to a minimum value of  $(I2SDIV/(2*I2SDIV+ODD))$  and a maximum value of  $(I2SDIV+ODD)/(2*I2SDIV+ODD)$ .  $F_S$  maximum value is supported for each mode/condition.

Figure 45. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>



1. .LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 46. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>



1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

### SAI characteristics

Unless otherwise specified, the parameters given in [Table 66](#) for SAI are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#), with the following configuration:

- output speed set to  $OSPEEDRy[1:0] = 10$
- capacitive load  $C=30$  pF
- measurement points at CMOS levels:  $0.5 V_{DD}$

Refer to [Section 5.3.20](#) for more details on the input/output alternate function characteristics (SCK, SD, WS).

**Table 66. SAI characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{MCKL}$	SAI main clock output	-	256 x 8K	256xFs	MHz
$f_{CK}$	SAI clock frequency <sup>(2)</sup>	Master data: 32 bits	-	128xFs <sup>(3)</sup>	
		Slave data: 32 bits	-	128xFs	
$t_{V(FS)}$	FS valid time	Master mode, $2.7 V \leq V_{DD} \leq 3.6 V$	-	17	ns
		Master mode, $1.71 V \leq V_{DD} \leq 3.6 V$	-	23	
$t_{su(FS)}$	FS setup time	Slave mode	10	-	
$t_{h(FS)}$	FS hold time	Slave mode	0	-	
$t_{su(SD\_MR)}$	Data input setup time	Master receiver	1	-	
$t_{su(SD\_SR)}$		Slave receiver	2	-	
$t_{h(SD\_MR)}$	Data input hold time	Master receiver	6	-	
$t_{h(SD\_SR)}$		Slave receiver	1	-	
$t_{h(SD\_B\_ST)}$	Data output valid time	Slave transmitter (after enable edge), $2.7 V \leq V_{DD} \leq 3.6 V$	-	14	
		Slave transmitter (after enable edge), $1.71 V \leq V_{DD} \leq 3.6 V$	-	23	
$t_{h(SD\_B\_ST)}$	Data output hold time	Slave transmitter (after enable edge)	9	-	
$t_{V(SD\_A\_MT)}$	Data output valid time	Master transmitter (after enable edge), $2.7 V \leq V_{DD} \leq 3.6 V$	-	20	
		Master transmitter (after enable edge), $1.71 V \leq V_{DD} \leq 3.6 V$	-	26	
$t_{h(SD\_A\_MT)}$	Data output hold time	Master transmitter (after enable edge)	10	-	

1. Guaranteed based on test during characterization.
2. APB clock frequency must be at least twice SAI clock frequency.
3. With  $F_s = 192$  kHz.

Figure 47. SAI master timing waveforms





Figure 48. SAI slave timing waveforms



**USB OTG full speed (FS) characteristics**

This interface is present in both the USB OTG HS and USB OTG FS controllers.

**Table 67. USB OTG full speed startup time**

Symbol	Parameter	Max	Unit
$t_{STARTUP}^{(1)}$	USB OTG full speed transceiver startup time	1	$\mu s$

1. Guaranteed by design.

**Table 68. USB OTG full speed DC electrical characteristics**

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Typ.	Max. <sup>(1)</sup>	Unit	
Input levels	$V_{DD}$	USB OTG full speed transceiver operating voltage	-	3.0 <sup>(2)</sup>	-	3.6	V
	$V_{DI}^{(3)}$	Differential input sensitivity	I(USB_FS_DP/DM, USB_HS_DP/DM)	0.2	-	-	
	$V_{CM}^{(3)}$	Differential common mode range	Includes $V_{DI}$ range	0.8	-	2.5	
	$V_{SE}^{(3)}$	Single ended receiver threshold	-	1.3	-	2.0	
Output levels	$V_{OL}$	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 V <sup>(4)</sup>	-	-	0.3	
	$V_{OH}$	Static output level high	$R_L$ of 15 k $\Omega$ to $V_{SS}^{(4)}$	2.8	-	3.6	
$R_{PD}$	PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM)	$V_{IN} = V_{DD}$	17	21	24	k $\Omega$	
	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)		0.65	1.1	2.0		
$R_{PU}$	PA12, PB15 (USB_FS_DP, USB_HS_DP)	$V_{IN} = V_{SS}$	1.5	1.8	2.1		
	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	$V_{IN} = V_{SS}$	0.25	0.37	0.55		

1. All the voltages are measured from the local ground potential.
2. The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics, which are degraded in the 2.7 to 3.0 V  $V_{DD}$  voltage range.
3. Guaranteed by design.
4.  $R_L$  is the load connected on the USB OTG full speed drivers.

**Note:** *When VBUS sensing feature is enabled, PA9 and PB13 should be left at their default state (floating input), not as alternate function. A typical 200  $\mu A$  current consumption of the sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 and PB13 when the feature is enabled.*

Figure 49. USB OTG full speed timings: definition of data signal rise and fall time




Table 69. USB OTG full speed electrical characteristics<sup>(1)</sup>

Driver characteristics					
Symbol	Parameter	Conditions	Min	Max	Unit
$t_r$	Rise time <sup>(2)</sup>	$C_L = 50 \text{ pF}$	4	20	ns
$t_f$	Fall time <sup>(2)</sup>	$C_L = 50 \text{ pF}$	4	20	
$t_{rfm}$	Rise/ fall time matching	$t_r / t_f$	90	110	%
$V_{CRS}$	Output signal crossover voltage	-	1.3	2.0	V
$Z_{DRV}$	Output driver impedance <sup>(3)</sup>	Driving high or low	28	44	$\Omega$

1. Guaranteed by design.
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).
3. No external termination series resistors are required on DP (D+) and DM (D-) pins since the matching impedance is included in the embedded driver.

### USB high speed (HS) characteristics

Unless otherwise specified, the parameters given in [Table 72](#) for ULPI are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency summarized in [Table 71](#) and  $V_{DD}$  supply voltage conditions summarized in [Table 70](#), with the following configuration:

- output speed set to OSPEEDRy[1:0] = 11, unless otherwise specified
- capacitive load  $C = 20 \text{ pF} / 15 \text{ pF}$ , unless otherwise specified
- measurement points at CMOS levels:  $0.5 V_{DD}$ .

Refer to [Section 5.3.20](#) for more details on the input/output characteristics.

Table 70. USB HS DC electrical characteristics

Symbol	Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input level $V_{DD}$	USB OTG HS operating voltage	1.7	3.6	V


1. All the voltages are measured from the local ground potential.

Table 71. USB HS clock timing parameters<sup>(1)</sup>

Symbol	Parameter		Min	Typ	Max	Unit
-	f <sub>HCLK</sub> value to guarantee proper operation of USB HS interface		30	-	-	MHz
F <sub>START_8BIT</sub>	Frequency (first transition)	8-bit ±10%	54	60	66	
F <sub>STEADY</sub>	Frequency (steady state) ±500 ppm		59.97	60	60.03	
D <sub>START_8BIT</sub>	Duty cycle (first transition)	8-bit ±10%	40	50	60	%
D <sub>STEADY</sub>	Duty cycle (steady state) ±500 ppm		49.975	50	50.025	
t <sub>STEADY</sub>	Time to reach the steady state frequency and duty cycle after the first transition		-	-	1.4	ms
t <sub>START_DEV</sub>	Clock startup time after the de-assertion of SuspendM	Peripheral	-	-	5.6	ms
t <sub>START_HOST</sub>		Host	-	-	-	
t <sub>PREP</sub>	PHY preparation time after the first transition of the input clock		-	-	-	µs

1. Guaranteed by design.

Figure 50. ULPI timing diagram



ai17361c



**Table 72. Dynamic characteristics: USB ULPI<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t <sub>SC</sub>	Control in (ULPI_DIR, ULPI_NXT) setup time	-	2.0	-	-	ns
t <sub>HC</sub>	Control in (ULPI_DIR, ULPI_NXT) hold time	-	1.5	-	-	
t <sub>SD</sub>	Data in setup time	-	1.0	-	-	
t <sub>HD</sub>	Data in hold time	-	1.0	-	-	
t <sub>DC</sub> /t <sub>DD</sub>	Data/control output delay	2.7 V < V <sub>DD</sub> < 3.6 V, C <sub>L</sub> = 20 pF	-	7.5	9.0	
		2.7 V < V <sub>DD</sub> < 3.6 V, C <sub>L</sub> = 15 pF and -40 < T < 125°C	-	7.5	12.0	
		1.7 V < V <sub>DD</sub> < 3.6 V, C <sub>L</sub> = 15 pF and -40 < T < 90°C	-	7.5	11.5	

1. Guaranteed based on test during characterization.

**Ethernet characteristics**


Unless otherwise specified, the parameters given in [Table 73](#), [Table 74](#) and [Table 75](#) for SMI, RMII and MII are derived from tests performed under the ambient temperature, f<sub>HCLK</sub> frequency and V<sub>DD</sub> supply voltage conditions summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 V<sub>DD</sub>.

Refer to [Section 5.3.20](#) for more details on the input/output characteristics.

[Table 73](#) gives the list of Ethernet MAC signals for the SMI (station management interface) and [Figure 51](#) shows the corresponding timing diagram.

**Figure 51. Ethernet SMI timing diagram**




**Table 73. Dynamics characteristics: Ethernet MAC signals for SMI<sup>(1)</sup>**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{MDC}$	MDC cycle time(2.38 MHz)	400	400	403	ns
$T_{d(MDIO)}$	Write data valid time	$T_{HCLK} - 1$	$T_{HCLK}$	$T_{HCLK} + 1.5$	
$t_{su(MDIO)}$	Read data setup time	12.5	-	-	
$t_h(MDIO)$	Read data hold time	0	-	-	

1. Guaranteed based on test during characterization.

[Table 74](#) gives the list of Ethernet MAC signals for the RMI and [Figure 52](#) shows the corresponding timing diagram.

**Figure 52. Ethernet RMI timing diagram**




**Table 74. Dynamics characteristics: Ethernet MAC signals for RMII<sup>(1)</sup>**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{su}(RXD)$	Receive data setup time	2.5	-	-	ns
$t_{ih}(RXD)$	Receive data hold time	2.0	-	-	
$t_{su}(CRS)$	Carrier sense setup time	0.5	-	-	
$t_{ih}(CRS)$	Carrier sense hold time	1.5	-	-	
$t_d(TXEN)$	Transmit enable valid delay time	5.5	6.5	11	
$t_d(TXD)$	Transmit data valid delay time	6.0	6.5	11	

1. Guaranteed based on test during characterization.

Table 75 gives the list of Ethernet MAC signals for MII and Figure 52 shows the corresponding timing diagram.

**Figure 53. Ethernet MII timing diagram**



ai15668

**Table 75. Dynamics characteristics: Ethernet MAC signals for MII<sup>(1)</sup>**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{su}(RXD)$	Receive data setup time	1	-	-	ns
$t_{ih}(RXD)$	Receive data hold time	3	-	-	
$t_{su}(DV)$	Data valid setup time	0	-	-	
$t_{ih}(DV)$	Data valid hold time	2.5	-	-	
$t_{su}(ER)$	Error setup time	0	-	-	
$t_{ih}(ER)$	Error hold time	2	-	-	
$t_d(TXEN)$	Transmit enable valid delay time	0	7	13	
$t_d(TXD)$	Transmit data valid delay time	0	7	13	

1. Guaranteed based on test during characterization.

### CAN (controller area network) interface

Refer to [Section 5.3.20](#) for more details on the input/output alternate function characteristics (CANx\_TX and CANx\_RX).

#### 5.3.24 12-bit ADC characteristics

Unless otherwise specified, the parameters given in [Table 76](#) are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in [Table 17](#).

**Table 76. ADC characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDA}$	Power supply	$V_{DDA} - V_{REF+} < 1.2 \text{ V}$	1.7 <sup>(1)</sup>	-	3.6	V
$V_{REF+}$	Positive reference voltage		1.7 <sup>(1)</sup>	-	$V_{DDA}$	
$V_{REF-}$	Negative reference voltage		-	0	-	
$f_{ADC}$	ADC clock frequency	$V_{DDA} = 1.7^{(1)}$ to 2.4 V	0.6	15	18	MHz
		$V_{DDA} = 2.4$ to 3.6 V	0.6	30	36	
$f_{TRIG}^{(2)}$	External trigger frequency	$f_{ADC} = 30 \text{ MHz}$ , 12-bit resolution	-	-	1764	kHz
		-	-	-	17	$1/f_{ADC}$
$V_{AIN}$	Conversion voltage range <sup>(3)</sup>	-	0 ( $V_{SSA}$ or $V_{REF-}$ tied to ground)	-	$V_{REF+}$	V
$R_{AIN}^{(2)}$	External input impedance	Details in <a href="#">Equation 1</a>	-	-	50	k $\Omega$
$R_{ADC}^{(2)(4)}$	Sampling switch resistance	-	-	-	6	k $\Omega$
$C_{ADC}^{(2)}$	Internal sample and hold capacitor	-	-	4	7	pF
$t_{lat}^{(2)}$	Injection trigger conversion latency	$f_{ADC} = 30 \text{ MHz}$	-	-	0.100	$\mu\text{s}$
		-	-	-	3 <sup>(5)</sup>	$1/f_{ADC}$
$t_{latr}^{(2)}$	Regular trigger conversion latency	$f_{ADC} = 30 \text{ MHz}$	-	-	0.067	$\mu\text{s}$
		-	-	-	2 <sup>(5)</sup>	$1/f_{ADC}$
$t_S^{(2)}$	Sampling time	$f_{ADC} = 30 \text{ MHz}$	0.100	-	16	$\mu\text{s}$
		-	3	-	480	$1/f_{ADC}$
$t_{STAB}^{(2)}$	Power-up time	-	-	2	3	$\mu\text{s}$

Table 76. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{CONV}^{(2)}$	Total conversion time (including sampling time)	$f_{ADC} = 30$ MHz 12-bit resolution	0.50	-	16.40	$\mu s$
		$f_{ADC} = 30$ MHz 10-bit resolution	0.43	-	16.34	
		$f_{ADC} = 30$ MHz 8-bit resolution	0.37	-	16.27	
		$f_{ADC} = 30$ MHz 6-bit resolution	0.30	-	16.20	
		9 to 492 ( $t_S$ for sampling +n-bit resolution for successive approximation)				
$f_S^{(2)}$	Sampling rate ( $f_{ADC} = 30$ MHz, and $t_S = 3$ ADC cycles)	12-bit resolution Single ADC	-	-	2	MSPS
		12-bit resolution Interleave Dual ADC mode	-	-	3.75	
		12-bit resolution Interleave Triple ADC mode	-	-	6	
$I_{VREF+}^{(2)}$	ADC $V_{REF}$ DC current consumption in conversion mode	-	-	300	500	$\mu A$
$I_{VDDA}^{(2)}$	ADC $V_{DDA}$ DC current consumption in conversion mode	-	-	1.6	1.8	mA

- $V_{DDA}$  minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to [Section 2.19.2](#)).
- Based on test during characterization.
- $V_{REF+}$  is internally connected to  $V_{DDA}$  and  $V_{REF-}$  is internally connected to  $V_{SSA}$ .
- $R_{ADC}$  maximum value is given for  $V_{DD}=1.7$  V, and minimum value for  $V_{DD}=3.3$  V.
- For external triggers, a delay of  $1/f_{PCLK2}$  must be added to the latency specified in [Table 76](#).

**Equation 1:  $R_{AIN}$  max formula**

$$R_{AIN} = \frac{(k - 0.5)}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The above formula ([Equation 1](#)) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC\_SMPR1 register.

**Table 77. ADC static accuracy at  $f_{ADC} = 18\text{ MHz}^{(1)}$**

Symbol	Parameter	Test conditions	Typ	Max <sup>(2)</sup>	Unit
ET	Total unadjusted error	$f_{ADC} = 18\text{ MHz}$ $V_{DDA} = 1.7\text{ to }3.6\text{ V}$ $V_{REF} = 1.7\text{ to }3.6\text{ V}$ $V_{DDA} - V_{REF} < 1.2\text{ V}$	±3	±4	LSB
EO	Offset error		±2	±3	
EG	Gain error		±1	±3	
ED	Differential linearity error		±1	±2	
EL	Integral linearity error		±2	±3	

1. Better performance could be achieved in restricted  $V_{DD}$ , frequency and temperature ranges.
2. Based on test during characterization.

**Table 78. ADC static accuracy at  $f_{ADC} = 30\text{ MHz}^{(1)}$**

Symbol	Parameter	Test conditions	Typ	Max <sup>(2)</sup>	Unit
ET	Total unadjusted error	$f_{ADC} = 30\text{ MHz}$ , $R_{AIN} < 10\text{ k}\Omega$ , $V_{DDA} = 2.4\text{ to }3.6\text{ V}$ , $V_{REF} = 1.7\text{ to }3.6\text{ V}$ , $V_{DDA} - V_{REF} < 1.2\text{ V}$	±2	±5	LSB
EO	Offset error		±1.5	±2.5	
EG	Gain error		±1.5	±3	
ED	Differential linearity error		±1	±2	
EL	Integral linearity error		±1.5	±3	

1. Better performance could be achieved in restricted  $V_{DD}$ , frequency and temperature ranges.
2. Based on test during characterization.

**Table 79. ADC static accuracy at  $f_{ADC} = 36\text{ MHz}^{(1)}$**

Symbol	Parameter	Test conditions	Typ	Max <sup>(2)</sup>	Unit
ET	Total unadjusted error	$f_{ADC} = 36\text{ MHz}$ , $V_{DDA} = 2.4\text{ to }3.6\text{ V}$ , $V_{REF} = 1.7\text{ to }3.6\text{ V}$ $V_{DDA} - V_{REF} < 1.2\text{ V}$	±4	±7	LSB
EO	Offset error		±2	±3	
EG	Gain error		±3	±6	
ED	Differential linearity error		±2	±3	
EL	Integral linearity error		±3	±6	

1. Better performance could be achieved in restricted  $V_{DD}$ , frequency and temperature ranges.
2. Based on test during characterization.

**Table 80. ADC dynamic accuracy at  $f_{ADC} = 18$  MHz - limited test conditions<sup>(1)</sup>**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
ENOB	Effective number of bits	$f_{ADC} = 18$ MHz $V_{DDA} = V_{REF+} = 1.7$ V Input Frequency = 20 KHz Temperature = 25 °C	10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio		64	64.2	-	dB
SNR	Signal-to-noise ratio		64	65	-	
THD	Total harmonic distortion		- 67	- 72	-	

1. Guaranteed based on test during characterization.

**Table 81. ADC dynamic accuracy at  $f_{ADC} = 36$  MHz - limited test conditions<sup>(1)</sup>**


Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
ENOB	Effective number of bits	$f_{ADC} = 36$ MHz $V_{DDA} = V_{REF+} = 3.3$ V Input Frequency = 20 KHz Temperature = 25 °C	10.6	10.8	-	bits
SINAD	Signal-to noise and distortion ratio		66	67	-	dB
SNR	Signal-to noise ratio		64	68	-	
THD	Total harmonic distortion		- 70	- 72	-	

1. Guaranteed based on test during characterization.

Note: ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.


Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in [Section 5.3.20](#) does not affect the ADC accuracy.

Figure 54. ADC accuracy characteristics



1. See also [Table 78](#).
2. Example of an actual transfer curve.
3. Ideal transfer curve.
4. End point correlation line.
5.  $E_T$  = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.  
 $E_O$  = Offset Error: deviation between the first actual transition and the first ideal one.  
 $E_G$  = Gain Error: deviation between the last ideal transition and the last actual one.  
 $E_D$  = Differential Linearity Error: maximum deviation between actual steps and the ideal one.  
 $E_L$  = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

Figure 55. Typical connection diagram using the ADC




1. Refer to [Table 76](#) for the values of  $R_{AIN}$ ,  $R_{ADC}$  and  $C_{ADC}$ .
2.  $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high  $C_{parasitic}$  value downgrades conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.



**General PCB design guidelines**


Power supply decoupling should be performed as shown in [Figure 56](#) or [Figure 57](#), depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

**Figure 56. Power supply and reference decoupling ( $V_{REF+}$  not connected to  $V_{DDA}$ )**



1.  $V_{REF+}$  and  $V_{REF-}$  inputs are both available on UFBGA176 and TFBGA216.  $V_{REF+}$  is also available on LQFP176 and LQFP208. When  $V_{REF+}$  and  $V_{REF-}$  are not available, they are internally connected to  $V_{DDA}$  and  $V_{SSA}$ .

**Figure 57. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )**



1.  $V_{REF+}$  and  $V_{REF-}$  inputs are both available on UFBGA176 and TFBGA216.  $V_{REF+}$  is also available on LQFP176 and LQFP208. When  $V_{REF+}$  and  $V_{REF-}$  are not available, they are internally connected to  $V_{DDA}$  and  $V_{SSA}$ .

### 5.3.25 Temperature sensor characteristics

**Table 82. Temperature sensor characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	$V_{SENSE}$ linearity with temperature	-	$\pm 1$	$\pm 2$	$^{\circ}\text{C}$
Avg_Slope <sup>(1)</sup>	Average slope	-	2.5	-	mV/ $^{\circ}\text{C}$
$V_{25}^{(1)}$	Voltage at 25 $^{\circ}\text{C}$	-	0.76	-	V
$t_{START}^{(2)}$	Startup time	-	6	10	$\mu\text{s}$
$T_{S\_temp}^{(2)}$	ADC sampling time when reading the temperature (1 $^{\circ}\text{C}$ accuracy)	10	-	-	

1. Based on test during characterization.
2. Guaranteed by design.

**Table 83. Temperature sensor calibration values**

Symbol	Parameter	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 $^{\circ}\text{C}$ , $V_{DDA} = 3.3\text{ V}$	0x1FFF 7A2C - 0x1FFF 7A2D
TS_CAL2	TS ADC raw data acquired at temperature of 110 $^{\circ}\text{C}$ , $V_{DDA} = 3.3\text{ V}$	0x1FFF 7A2E - 0x1FFF 7A2F

### 5.3.26 $V_{BAT}$ monitoring characteristics

**Table 84.  $V_{BAT}$  monitoring characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
R	Resistor bridge for $V_{BAT}$	-	50	-	K $\Omega$
Q	Ratio on $V_{BAT}$ measurement	-	4	-	
$E_r^{(1)}$	Error on Q	-1	-	+1	%
$T_{S\_vbat}^{(2)(2)}$	ADC sampling time when reading the $V_{BAT}$ 1 mV accuracy	5	-	-	$\mu\text{s}$

1. Guaranteed by design.
2. Shortest sampling time can be determined in the application by multiple iterations.

### 5.3.27 Reference voltage

The parameters given in [Table 85](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#).

**Table 85. internal reference voltage**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{REFINT}$	Internal reference voltage	$-40\text{ }^{\circ}\text{C} < T_A < +105\text{ }^{\circ}\text{C}$	1.18	1.21	1.24	V
$T_{S\_vrefint}^{(1)}$	ADC sampling time when reading the internal reference voltage		10	-	-	$\mu\text{s}$
$V_{RERINT\_s}^{(2)}$	Internal reference voltage spread over the temperature range	$V_{DD} = 3\text{V} \pm 10\text{mV}$	-	3	5	mV

**Table 85. internal reference voltage (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{\text{Coeff}}^{(2)}$	Temperature coefficient		-	30	50	ppm/°C
$t_{\text{START}}^{(2)}$	Startup time		-	6	10	µs

- Shortest sampling time can be determined in the application by multiple iterations.
- Guaranteed by design

**Table 86. Internal reference voltage calibration values**

Symbol	Parameter	Memory address
$V_{\text{REFIN\_CAL}}$	Raw data acquired at temperature of 30 °C $V_{\text{DDA}} = 3.3 \text{ V}$	0x1FFF 7A2A - 0x1FFF 7A2B

### 5.3.28 DAC electrical characteristics

**Table 87. DAC characteristics**


Symbol	Parameter	Min	Typ	Max	Unit	Comments
$V_{\text{DDA}}$	Analog supply voltage	1.7 <sup>(1)</sup>	-	3.6	V	-
$V_{\text{REF+}}$	Reference supply voltage	1.7 <sup>(1)</sup>	-	3.6	V	$V_{\text{REF+}} \leq V_{\text{DDA}}$
$V_{\text{SSA}}$	Ground	0	-	0	V	-
$R_{\text{LOAD}}^{(2)}$	Resistive load with buffer ON	5	-	-	kΩ	-
$R_{\text{O}}^{(2)}$	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and $V_{\text{SS}}$ to have a 1% accuracy is 1.5 MΩ
$C_{\text{LOAD}}^{(2)}$	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
$\text{DAC\_OUT}_{\text{min}}^{(2)}$	Lower DAC_OUT voltage with buffer ON	0.2	-	-	V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at $V_{\text{REF+}} = 3.6 \text{ V}$ and (0x1C7) to (0xE38) at $V_{\text{REF+}} = 1.7 \text{ V}$
$\text{DAC\_OUT}_{\text{max}}^{(2)}$	Higher DAC_OUT voltage with buffer ON	-	-	$V_{\text{DDA}} - 0.2$	V	
$\text{DAC\_OUT}_{\text{min}}^{(2)}$	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	It gives the maximum output excursion of the DAC.
$\text{DAC\_OUT}_{\text{max}}^{(2)}$	Higher DAC_OUT voltage with buffer OFF	-	-	$V_{\text{REF+}} - 1\text{LSB}$	V	
$I_{\text{VREF+}}^{(4)}$	DAC DC $V_{\text{REF}}$ current consumption in quiescent mode (Standby mode)	-	170	240	µA	With no load, worst code (0x800) at $V_{\text{REF+}} = 3.6 \text{ V}$ in terms of DC consumption on the inputs
		-	50	75		With no load, worst code (0xF1C) at $V_{\text{REF+}} = 3.6 \text{ V}$ in terms of DC consumption on the inputs

Table 87. DAC characteristics (continued)

Symbol	Parameter	Min	Typ	Max	Unit	Comments
$I_{DDA}^{(4)}$	DAC DC VDDA current consumption in quiescent mode <sup>(3)</sup>	-	280	380	$\mu\text{A}$	With no load, middle code (0x800) on the inputs
		-	475	625	$\mu\text{A}$	With no load, worst code (0xF1C) at $V_{REF+} = 3.6\text{ V}$ in terms of DC consumption on the inputs
$DNL^{(4)}$	Differential non linearity Difference between two consecutive code-1LSB)	-	-	$\pm 0.5$	LSB	Given for the DAC in 10-bit configuration.
		-	-	$\pm 2$	LSB	Given for the DAC in 12-bit configuration.
$INL^{(4)}$	Integral non linearity (difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	$\pm 1$	LSB	Given for the DAC in 10-bit configuration.
		-	-	$\pm 4$	LSB	Given for the DAC in 12-bit configuration.
Offset <sup>(4)</sup>	Offset error (difference between measured value at Code (0x800) and the ideal value = $V_{REF+}/2$ )	-	-	$\pm 10$	mV	Given for the DAC in 12-bit configuration
		-	-	$\pm 3$	LSB	Given for the DAC in 10-bit at $V_{REF+} = 3.6\text{ V}$
		-	-	$\pm 12$	LSB	Given for the DAC in 12-bit at $V_{REF+} = 3.6\text{ V}$
Gain error <sup>(4)</sup>	Gain error	-	-	$\pm 0.5$	%	Given for the DAC in 12-bit configuration
$t_{SETTLING}^{(4)}$	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value $\pm 4\text{LSB}$ )	-	3	6	$\mu\text{s}$	$C_{LOAD} \leq 50\text{ pF}$ , $R_{LOAD} \geq 5\text{ k}\Omega$
THD <sup>(4)</sup>	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \leq 50\text{ pF}$ , $R_{LOAD} \geq 5\text{ k}\Omega$
Update rate <sup>(2)</sup>	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to $i+1\text{LSB}$ )	-	-	1	MS/s	$C_{LOAD} \leq 50\text{ pF}$ , $R_{LOAD} \geq 5\text{ k}\Omega$
$t_{WAKEUP}^{(4)}$	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	$\mu\text{s}$	$C_{LOAD} \leq 50\text{ pF}$ , $R_{LOAD} \geq 5\text{ k}\Omega$ input code between lowest and highest possible ones.
PSRR+ <sup>(2)</sup>	Power supply rejection ratio (to $V_{DDA}$ ) (static DC measurement)	-	-67	-40	dB	No $R_{LOAD}$ , $C_{LOAD} = 50\text{ pF}$

- $V_{DDA}$  minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to [Section 2.19.2](#)).
- Guaranteed by design.
- The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.
- Guaranteed based on test during characterization.

Figure 58. 12-bit buffered/non-buffered DAC



1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

### 5.3.29 FMC characteristics

Unless otherwise specified, the parameters given in Tables 88 through 101 for the FMC interface are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage conditions summarized in Table 17, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels:  $0.5 V_{DD}$


Refer to Section 5.3.20 for more details on the input/output characteristics.

### Asynchronous waveforms and timings

Figures 59 through 62 represent asynchronous waveforms, and Tables 88 through 95 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0
- Capacitive load  $C_L = 30 \text{ pF}$

Figure 59. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms



1. Mode 2/B, C and D only. In Mode 1, FMC\_NADV is not used.

**Table 88. Asynchronous non-multiplexed SRAM/PSRAM/NOR - read timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$2T_{HCLK} - 0.5$	$2 T_{HCLK}+0.5$	ns
$t_{v(NOE\_NE)}$	FMC_NEx low to FMC_NOE low	0	1	
$t_{w(NOE)}$	FMC_NOE low time	$2T_{HCLK}$	$2T_{HCLK} + 0.5$	
$t_{h(NE\_NOE)}$	FMC_NOE high to FMC_NE high hold time	0	-	
$t_{v(A\_NE)}$	FMC_NEx low to FMC_A valid	-	2	
$t_{h(A\_NOE)}$	Address hold time after FMC_NOE high	0	-	
$t_{v(BL\_NE)}$	FMC_NEx low to FMC_BL valid	-	2	
$t_{h(BL\_NOE)}$	FMC_BL hold time after FMC_NOE high	0	-	
$t_{su(Data\_NE)}$	Data to FMC_NEx high setup time	$T_{HCLK} + 2.5$	-	
$t_{su(Data\_NOE)}$	Data to FMC_NOEx high setup time	$T_{HCLK} + 2$	-	
$t_{h(Data\_NOE)}$	Data hold time after FMC_NOE high	0	-	
$t_{h(Data\_NE)}$	Data hold time after FMC_NEx high	0	-	
$t_{v(NADV\_NE)}$	FMC_NEx low to FMC_NADV low	-	0	
$t_{w(NADV)}$	FMC_NADV low time	-	$T_{HCLK} + 1$	


1. Based on test during characterization.

**Table 89. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$7T_{HCLK}+0.5$	$7T_{HCLK}+1$	ns
$t_{w(NOE)}$	FMC_NWE low time	$5T_{HCLK} - 1.5$	$5T_{HCLK} + 2$	
$t_{su(NWAIT\_NE)}$	FMC_NWAIT valid before FMC_NEx high	$5T_{HCLK}+1.5$	-	
$t_{h(NE\_NWAIT)}$	FMC_NEx hold time after FMC_NWAIT invalid	$4T_{HCLK}+1$	-	

1. Based on test during characterization.

Figure 60. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms



MS32754V1

1. Mode 2/B, C and D only. In Mode 1, FMC\_NADV is not used.

Table 90. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$3T_{HCLK}$	$3T_{HCLK}+1$	ns
$t_{v(NWE\_NE)}$	FMC_NEx low to FMC_NWE low	$T_{HCLK} - 0.5$	$T_{HCLK} + 0.5$	
$t_{w(NWE)}$	FMC_NWE low time	$T_{HCLK}$	$T_{HCLK} + 0.5$	
$t_{h(NE\_NWE)}$	FMC_NWE high to FMC_NE high hold time	$T_{HCLK} + 1.5$	-	
$t_{v(A\_NE)}$	FMC_NEx low to FMC_A valid	-	0	
$t_{h(A\_NWE)}$	Address hold time after FMC_NWE high	$T_{HCLK}+0.5$	-	
$t_{v(BL\_NE)}$	FMC_NEx low to FMC_NBL valid	-	1.5	
$t_{h(BL\_NWE)}$	FMC_NBL hold time after FMC_NWE high	$T_{HCLK}+0.5$	-	
$t_{v(Data\_NE)}$	Data to FMC_NEx low to Data valid	-	$T_{HCLK} + 2$	
$t_{h(Data\_NWE)}$	Data hold time after FMC_NWE high	$T_{HCLK}+0.5$	-	
$t_{v(NADV\_NE)}$	FMC_NEx low to FMC_NADV low	-	0.5	
$t_{w(NADV)}$	FMC_NADV low time	-	$T_{HCLK} + 0.5$	

1. Based on test during characterization.




**Table 91. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$8T_{HCLK}+1$	$8T_{HCLK}+2$	ns
$t_{w(NWE)}$	FMC_NWE low time	$6T_{HCLK} - 1$	$6T_{HCLK}+2$	
$t_{su(NWAIT\_NE)}$	FMC_NWAIT valid before FMC_NEx high	$6T_{HCLK}+1.5$	-	
$t_h(NE\_NWAIT)$	FMC_NEx hold time after FMC_NWAIT invalid	$4T_{HCLK}+1$	-	

1. Based on test during characterization.

**Figure 61. Asynchronous multiplexed PSRAM/NOR read waveforms**



MS32755V1

**Table 92. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$3T_{HCLK} - 1$	$3T_{HCLK} + 0.5$	ns
$t_{v(NOE\_NE)}$	FMC_NEx low to FMC_NOE low	$2T_{HCLK} - 0.5$	$2T_{HCLK}$	
$t_{tw(NOE)}$	FMC_NOE low time	$T_{HCLK} - 1$	$T_{HCLK} + 1$	
$t_{h(NE\_NOE)}$	FMC_NOE high to FMC_NE high hold time	1	-	
$t_{v(A\_NE)}$	FMC_NEx low to FMC_A valid	-	2	
$t_{v(NADV\_NE)}$	FMC_NEx low to FMC_NADV low	0	2	
$t_{w(NADV)}$	FMC_NADV low time	$T_{HCLK} - 0.5$	$T_{HCLK} + 0.5$	
$t_{h(AD\_NADV)}$	FMC_AD(address) valid hold time after FMC_NADV high	0	-	
$t_{h(A\_NOE)}$	Address hold time after FMC_NOE high	$T_{HCLK} - 0.5$	-	
$t_{h(BL\_NOE)}$	FMC_BL time after FMC_NOE high	0	-	
$t_{v(BL\_NE)}$	FMC_NEx low to FMC_BL valid	-	2	
$t_{su(Data\_NE)}$	Data to FMC_NEx high setup time	$T_{HCLK} + 1.5$	-	
$t_{su(Data\_NOE)}$	Data to FMC_NOE high setup time	$T_{HCLK} + 1$	-	
$t_{h(Data\_NE)}$	Data hold time after FMC_NEx high	0	-	
$t_{h(Data\_NOE)}$	Data hold time after FMC_NOE high	0	-	


1. Based on test during characterization.

**Table 93. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$8T_{HCLK} + 0.5$	$8T_{HCLK} + 2$	ns
$t_{w(NOE)}$	FMC_NWE low time	$5T_{HCLK} - 1$	$5T_{HCLK} + 1.5$	
$t_{su(NWAIT\_NE)}$	FMC_NWAIT valid before FMC_NEx high	$5T_{HCLK} + 1.5$	-	
$t_{h(NE\_NWAIT)}$	FMC_NEx hold time after FMC_NWAIT invalid	$4T_{HCLK} + 1$	-	

1. Based on test during characterization.

Figure 62. Asynchronous multiplexed PSRAM/NOR write waveforms



MS32756V1

Table 94. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_w(NE)$	FMC_NE low time	$4T_{HCLK}$	$4T_{HCLK}+0.5$	ns
$t_v(NWE\_NE)$	FMC_NEx low to FMC_NWE low	$T_{HCLK} - 1$	$T_{HCLK}+0.5$	
$t_w(NWE)$	FMC_NWE low time	$2T_{HCLK}$	$2T_{HCLK}+0.5$	
$t_h(NE\_NWE)$	FMC_NWE high to FMC_NE high hold time	$T_{HCLK}$	-	
$t_v(A\_NE)$	FMC_NEx low to FMC_A valid	-	0	
$t_v(NADV\_NE)$	FMC_NEx low to FMC_NADV low	0.5	1	
$t_w(NADV)$	FMC_NADV low time	$T_{HCLK} - 0.5$	$T_{HCLK}+ 0.5$	
$t_h(AD\_NADV)$	FMC_AD (address) valid hold time after FMC_NADV high	$T_{HCLK} - 2$	-	
$t_h(A\_NWE)$	Address hold time after FMC_NWE high	$T_{HCLK}$	-	
$t_h(BL\_NWE)$	FMC_BL hold time after FMC_NWE high	$T_{HCLK} - 2$	-	
$t_v(BL\_NE)$	FMC_NEx low to FMC_BL valid	-	2	
$t_v(Data\_NADV)$	FMC_NADV high to Data valid	-	$T_{HCLK} +1.5$	
$t_h(Data\_NWE)$	Data hold time after FMC_NWE high	$T_{HCLK} +0.5$	-	

1. Based on test during characterization.

**Table 95. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$9T_{HCLK}$	$9T_{HCLK}+0.5$	ns
$t_{w(NWE)}$	FMC_NWE low time	$7T_{HCLK}$	$7T_{HCLK}+2$	
$t_{su(NWAIT\_NE)}$	FMC_NWAIT valid before FMC_NEx high	$6T_{HCLK}+1.5$	-	
$t_{h(NE\_NWAIT)}$	FMC_NEx hold time after FMC_NWAIT invalid	$4T_{HCLK}-1$	-	

1. Based on test during characterization.

**Synchronous waveforms and timings**


Figures 63 through 66 represent synchronous waveforms and Table 96 through Table 99 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC\_BurstAccessMode\_Enable;
- MemoryType = FMC\_MemoryType\_CRAM;
- WriteBurst = FMC\_WriteBurst\_Enable;
- CLKDivision = 1;
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM
- $C_L$  = 30 pF on data and address lines.  $C_L$  = 10 pF on FMC\_CLK unless otherwise specified.

In all timing tables, the  $T_{HCLK}$  is the HCLK clock period:

- For  $2.7 V \leq V_{DD} \leq 3.6 V$ , maximum FMC\_CLK = 90 MHz at  $C_L$  = 30 pF (on FMC\_CLK).
- For  $1.71 V \leq V_{DD} < 1.9 V$ , maximum FMC\_CLK = 60 MHz at  $C_L$  = 10 pF (on FMC\_CLK).

Figure 63. Synchronous multiplexed NOR/PSRAM read timings




**Table 96. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{w(CLK)}$	FMC_CLK period	$2T_{HCLK} - 1$	-	ns
$t_{d(CLKL-NExL)}$	FMC_CLK low to FMC_NEx low (x=0..2)	-	0	
$t_{d(CLKH-NExH)}$	FMC_CLK high to FMC_NEx high (x= 0...2)	$T_{HCLK}$	-	
$t_{d(CLKL-NADVl)}$	FMC_CLK low to FMC_NADV low	-	0	
$t_{d(CLKL-NADVh)}$	FMC_CLK low to FMC_NADV high	0	-	
$t_{d(CLKL-AV)}$	FMC_CLK low to FMC_Ax valid (x=16...25)	-	0	
$t_{d(CLKH-AIV)}$	FMC_CLK high to FMC_Ax invalid (x=16...25)	0	-	
$t_{d(CLKL-NOEL)}$	FMC_CLK low to FMC_NOE low	-	$T_{HCLK}+0.5$	
$t_{d(CLKH-NOEH)}$	FMC_CLK high to FMC_NOE high	$T_{HCLK} - 0.5$	-	
$t_{d(CLKL-ADV)}$	FMC_CLK low to FMC_AD[15:0] valid	-	0.5	
$t_{d(CLKL-ADIV)}$	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
$t_{su(ADV-CLKH)}$	FMC_A/D[15:0] valid data before FMC_CLK high	5	-	
$t_h(CLKH-ADV)$	FMC_A/D[15:0] valid data after FMC_CLK high	0	-	
$t_{su(NWAIT-CLKH)}$	FMC_NWAIT valid before FMC_CLK high	4	-	
$t_h(CLKH-NWAIT)$	FMC_NWAIT valid after FMC_CLK high	0	-	

1. Based on test during characterization.

Figure 64. Synchronous multiplexed PSRAM write timings



**Table 97. Synchronous multiplexed PSRAM write timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{w(CLK)}$	FMC_CLK period, $V_{DD}$ range= 2.7 to 3.6 V	$2T_{HCLK} - 1$	-	ns
$t_{d(CLKL-NExL)}$	FMC_CLK low to FMC_NEx low (x=0...2)	-	1.5	
$t_{d(CLKH-NExH)}$	FMC_CLK high to FMC_NEx high (x= 0...2)	$T_{HCLK}$	-	
$t_{d(CLKL-NADVl)}$	FMC_CLK low to FMC_NADV low	-	0	
$t_{d(CLKL-NADVh)}$	FMC_CLK low to FMC_NADV high	0	-	
$t_{d(CLKL-AV)}$	FMC_CLK low to FMC_Ax valid (x=16...25)	-	0	
$t_{d(CLKH-AIV)}$	FMC_CLK high to FMC_Ax invalid (x=16...25)	$T_{HCLK}$	-	
$t_{d(CLKL-NWEL)}$	FMC_CLK low to FMC_NWE low	-	0	
$t_{d(CLKH-NWEH)}$	FMC_CLK high to FMC_NWE high	$T_{HCLK}-0.5$	-	
$t_{d(CLKL-ADV)}$	FMC_CLK low to FMC_AD[15:0] valid	-	3	
$t_{d(CLKL-ADIV)}$	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
$t_{d(CLKL-DATA)}$	FMC_A/D[15:0] valid data after FMC_CLK low	-	3	
$t_{d(CLKL-NBLL)}$	FMC_CLK low to FMC_NBL low	0	-	
$t_{d(CLKH-NBLH)}$	FMC_CLK high to FMC_NBL high	$T_{HCLK}-0.5$	-	
$t_{su(NWAIT-CLKH)}$	FMC_NWAIT valid before FMC_CLK high	4	-	
$t_h(CLKH-NWAIT)$	FMC_NWAIT valid after FMC_CLK high	0	-	

1. Based on test during characterization.



Figure 65. Synchronous non-multiplexed NOR/PSRAM read timings





Table 98. Synchronous non-multiplexed NOR/PSRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_w(\text{CLK})$	FMC_CLK period	$2T_{\text{HCLK}} - 1$	-	ns
$t_{\text{d}}(\text{CLKL-NExL})$	FMC_CLK low to FMC_NEx low (x=0...2)	-	0.5	
$t_{\text{d}}(\text{CLKH-NExH})$	FMC_CLK high to FMC_NEx high (x=0...2)	$T_{\text{HCLK}}$	-	
$t_{\text{d}}(\text{CLKL-NADV})$	FMC_CLK low to FMC_NADV low	-	0	
$t_{\text{d}}(\text{CLKL-NADVH})$	FMC_CLK low to FMC_NADV high	0	-	
$t_{\text{d}}(\text{CLKL-ADV})$	FMC_CLK low to FMC_Ax valid (x=16...25)	-	0	
$t_{\text{d}}(\text{CLKH-AIV})$	FMC_CLK high to FMC_Ax invalid (x=16...25)	$T_{\text{HCLK}} - 0.5$	-	
$t_{\text{d}}(\text{CLKL-NOEL})$	FMC_CLK low to FMC_NOE low	-	$T_{\text{HCLK}} + 2$	
$t_{\text{d}}(\text{CLKH-NOEH})$	FMC_CLK high to FMC_NOE high	$T_{\text{HCLK}} - 0.5$	-	
$t_{\text{su}}(\text{DV-CLKH})$	FMC_D[15:0] valid data before FMC_CLK high	5	-	
$t_{\text{h}}(\text{CLKH-DV})$	FMC_D[15:0] valid data after FMC_CLK high	0	-	
$t_{\text{su}}(\text{NWAITV-CLKH})$	FMC_NWAIT valid before FMC_CLK high	4	-	
$t_{\text{h}}(\text{CLKH-NWAITV})$	FMC_NWAIT valid after FMC_CLK high	0	-	

1. Based on test during characterization.

Figure 66. Synchronous non-multiplexed PSRAM write timings



MS32760V1

Table 99. Synchronous non-multiplexed PSRAM write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_{w(CLK)}$	FMC_CLK period	$2T_{HCLK} - 1$	-	
$t_{d(CLKLN-NExL)}$	FMC_CLK low to FMC_NEx low (x=0...2)	-	0.5	
$t_{d(CLKH-NExH)}$	FMC_CLK high to FMC_NEx high (x=0...2)	$T_{HCLK}$	-	
$t_{d(CLKL-NADVl)}$	FMC_CLK low to FMC_NADV low	-	0	
$t_{d(CLKL-NADVH)}$	FMC_CLK low to FMC_NADV high	0	-	
$t_{d(CLKL-AV)}$	FMC_CLK low to FMC_Ax valid (x=16...25)	-	0	
$t_{d(CLKH-AIV)}$	FMC_CLK high to FMC_Ax invalid (x=16...25)	0	-	
$t_{d(CLKL-NWEL)}$	FMC_CLK low to FMC_NWE low	-	0	ns
$t_{d(CLKH-NWEH)}$	FMC_CLK high to FMC_NWE high	$T_{HCLK} - 0.5$	-	
$t_{d(CLKL-Data)}$	FMC_D[15:0] valid data after FMC_CLK low	-	2.5	
$t_{d(CLKL-NBLL)}$	FMC_CLK low to FMC_NBL low	0	-	
$t_{d(CLKH-NBLH)}$	FMC_CLK high to FMC_NBL high	$T_{HCLK} - 0.5$	-	
$t_{su(NWAITV-CLKH)}$	FMC_NWAIT valid before FMC_CLK high	4	-	
$t_{h(CLKH-NWAITV)}$	FMC_NWAIT valid after FMC_CLK high	0	-	

1. Based on test during characterization.

**NAND controller waveforms and timings**

Figures 67 through 70 represent synchronous waveforms, and Table 100 and Table 101 provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC\_SetupTime = 0x01;
- COM.FMC\_WaitSetupTime = 0x03;
- COM.FMC\_HoldSetupTime = 0x02;
- COM.FMC\_HiZSetupTime = 0x01;
- ATT.FMC\_SetupTime = 0x01;
- ATT.FMC\_WaitSetupTime = 0x03;
- ATT.FMC\_HoldSetupTime = 0x02;
- ATT.FMC\_HiZSetupTime = 0x01;
- Bank = FMC\_Bank\_NAND;
- MemoryDataWidth = FMC\_MemoryDataWidth\_16b;
- ECC = FMC\_ECC\_Enable;
- ECCPageSize = FMC\_ECCPageSize\_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0;
- Capacitive load  $C_L = 30$  pF.

In all timing tables, the  $T_{HCLK}$  is the HCLK clock period.

**Figure 67. NAND controller waveforms for read access**




Figure 68. NAND controller waveforms for write access




Figure 69. NAND controller waveforms for common memory read access





Figure 70. NAND controller waveforms for common memory write access



MS32770V1

Table 100. Switching characteristics for NAND Flash read cycles

Symbol	Parameter	Min	Max	Unit
$t_w(\text{NOE})$	FMC_NOE low width	$4T_{\text{HCLK}} - 0.5$	$4T_{\text{HCLK}} + 0.5$	ns
$t_{\text{su}}(\text{D-NOE})$	FMC_D[15-0] valid data before FMC_NOE high	9	-	
$t_h(\text{NOE-D})$	FMC_D[15-0] valid data after FMC_NOE high	0	-	
$t_d(\text{ALE-NOE})$	FMC_ALE valid before FMC_NOE low	-	$3T_{\text{HCLK}} - 0.5$	
$t_h(\text{NOE-ALE})$	FMC_NWE high to FMC_ALE invalid	$3T_{\text{HCLK}} - 2$	-	

Table 101. Switching characteristics for NAND Flash write cycles

Symbol	Parameter	Min	Max	Unit
$t_w(\text{NWE})$	FMC_NWE low width	$4T_{\text{HCLK}}$	$4T_{\text{HCLK}} + 1$	ns
$t_v(\text{NWE-D})$	FMC_NWE low to FMC_D[15-0] valid	0	-	
$t_h(\text{NWE-D})$	FMC_NWE high to FMC_D[15-0] invalid	$3T_{\text{HCLK}} - 1$	-	
$t_d(\text{D-NWE})$	FMC_D[15-0] valid before FMC_NWE high	$5T_{\text{HCLK}} - 3$	-	
$t_d(\text{ALE-NWE})$	FMC_ALE valid before FMC_NWE low	-	$3T_{\text{HCLK}} - 0.5$	
$t_h(\text{NWE-ALE})$	FMC_NWE high to FMC_ALE invalid	$3T_{\text{HCLK}} - 1$	-	


**SDRAM waveforms and timings**

- $C_L = 30 \text{ pF}$  on data and address lines.
- $C_L = 10 \text{ pF}$  on FMC\_SDCLK unless otherwise specified.

In all timing tables, the  $T_{HCLK}$  is the HCLK clock period.

- For  $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ , maximum FMC\_SDCLK = 90 MHz, at  $C_L = 30\text{ pF}$  (on FMC\_SDCLK).
- For  $1.71\text{ V} \leq V_{DD} < 1.9\text{ V}$ , maximum FMC\_SDCLK = 75 MHz when CAS Latency = 3 and 60 MHz for CAS latency 1 or 2.  $C_L = 10\text{ pF}$  (on FMC\_SDCLK).

Figure 71. SDRAM read access waveforms (CL = 1)



MS32751V2

Table 102. SDRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_w(\text{SDCLK})$	FMC_SDCLK period	$2T_{HCLK} - 0.5$	$2T_{HCLK} + 0.5$	ns
$t_{su}(\text{SDCLKH\_Data})$	Data input setup time	2	-	
$t_h(\text{SDCLKH\_Data})$	Data input hold time	0	-	
$t_d(\text{SDCLKL\_Add})$	Address valid time	-	1.5	
$t_d(\text{SDCLKL\_SDNE})$	Chip select valid time	-	0.5	
$t_h(\text{SDCLKL\_SDNE})$	Chip select hold time	0	-	
$t_d(\text{SDCLKL\_SDNRAS})$	SDNRAS valid time	-	0.5	
$t_h(\text{SDCLKL\_SDNRAS})$	SDNRAS hold time	0	-	
$t_d(\text{SDCLKL\_SDNCAS})$	SDNCAS valid time	-	0.5	
$t_h(\text{SDCLKL\_SDNCAS})$	SDNCAS hold time	0	-	

1. Guaranteed based on test during characterization.

**Table 103. LPDDR SDRAM read timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{W(SDCLK)}$	FMC_SDCLK period	$2T_{HCLK} - 0.5$	$2T_{HCLK} + 0.5$	ns
$t_{su(SDCLKH\_Data)}$	Data input setup time	2.5	-	
$t_{h(SDCLKH\_Data)}$	Data input hold time	0	-	
$t_d(SDCLKL\_Add)$	Address valid time	-	1	
$t_d(SDCLKL\_SDNE)$	Chip select valid time	-	1	
$t_h(SDCLKL\_SDNE)$	Chip select hold time	1	-	
$t_d(SDCLKL\_SDNRAS)$	SDNRAS valid time	-	1	
$t_h(SDCLKL\_SDNRAS)$	SDNRAS hold time	1	-	
$t_d(SDCLKL\_SDNCAS)$	SDNCAS valid time	-	1	
$t_h(SDCLKL\_SDNCAS)$	SDNCAS hold time	1	-	

1. Guaranteed based on test during characterization.

**Figure 72. SDRAM write access waveforms**




Table 104. SDRAM write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_w(\text{SDCLK})$	FMC_SDCLK period	$2T_{\text{HCLK}} - 0.5$	$2T_{\text{HCLK}} + 0.5$	ns
$t_d(\text{SDCLKL\_Data})$	Data output valid time	-	2.5	
$t_h(\text{SDCLKL\_Data})$	Data output hold time	3.5	-	
$t_d(\text{SDCLKL\_Add})$	Address valid time	-	1.5	
$t_d(\text{SDCLKL\_SDNWE})$	SDNWE valid time	-	1	
$t_h(\text{SDCLKL\_SDNWE})$	SDNWE hold time	0	-	
$t_d(\text{SDCLKL\_SDNE})$	Chip select valid time	-	0.5	
$t_h(\text{SDCLKL\_SDNE})$	Chip select hold time	0	-	
$t_d(\text{SDCLKL\_SDNRAS})$	SDNRAS valid time	-	2	
$t_h(\text{SDCLKL\_SDNRAS})$	SDNRAS hold time	0	-	
$t_d(\text{SDCLKL\_SDNCAS})$	SDNCAS valid time	-	0.5	
$t_d(\text{SDCLKL\_SDNCAS})$	SDNCAS hold time	0	-	
$t_d(\text{SDCLKL\_NBL})$	NBL valid time	-	0.5	
$t_h(\text{SDCLKL\_NBL})$	NBL output time	0	-	

1. Guaranteed based on test during characterization.

Table 105. LPSDR SDRAM write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_w(\text{SDCLK})$	FMC_SDCLK period	$2T_{\text{HCLK}} - 0.5$	$2T_{\text{HCLK}} + 0.5$	ns
$t_d(\text{SDCLKL\_Data})$	Data output valid time	-	5	
$t_h(\text{SDCLKL\_Data})$	Data output hold time	2	-	
$t_d(\text{SDCLKL\_Add})$	Address valid time	-	2.8	
$t_d(\text{SDCLKL-SDNWE})$	SDNWE valid time	-	2	
$t_h(\text{SDCLKL-SDNWE})$	SDNWE hold time	1	-	
$t_d(\text{SDCLKL-SDNE})$	Chip select valid time	-	1.5	
$t_h(\text{SDCLKL-SDNE})$	Chip select hold time	1	-	
$t_d(\text{SDCLKL-SDNRAS})$	SDNRAS valid time	-	1.5	
$t_h(\text{SDCLKL-SDNRAS})$	SDNRAS hold time	1.5	-	
$t_d(\text{SDCLKL-SDNCAS})$	SDNCAS valid time	-	1.5	
$t_d(\text{SDCLKL-SDNCAS})$	SDNCAS hold time	1.5	-	
$t_d(\text{SDCLKL\_NBL})$	NBL valid time	-	1.5	
$t_h(\text{SDCLKL-NBL})$	NBL output time	1.5	-	

1. Guaranteed based on test during characterization.



### 5.3.30 Quad-SPI interface characteristics

Unless otherwise specified, the parameters given in [Table 106](#) and [Table 107](#) for Quad-SPI are derived from tests performed under the ambient temperature,  $f_{\text{AHB}}$  frequency and  $V_{\text{DD}}$  supply voltage conditions summarized in Table xx, with the following configuration:

- Output speed is set to  $\text{OSPEEDRy}[1:0] = 11$
- Measurement points are done at CMOS levels:  $0.5 V_{\text{DD}}$

Refer to [Section 5.3.20](#) for more details on the input/output alternate function characteristics.

**Table 106. Quad-SPI characteristics in SDR mode<sup>(1)</sup>**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$F_{\text{ck}}$ $1/t_{(\text{CK})}$	Quad-SPI clock frequency	$2.7 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}, C_{\text{L}} = 20 \text{ pF}$	-	-	90	MHz
		$1.71 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}, C_{\text{L}} = 15 \text{ pF}$	-	-	84	
$t_{\text{w}(\text{CKH})}$	Quad-SPI clock high time	-	$t_{(\text{CK})}/2-1$	-	$t_{(\text{CK})}/2$	ns
$t_{\text{w}(\text{CKL})}$	Quad-SPI clock low time	-	$t_{(\text{CK})}/2$	-	$t_{(\text{CK})}/2+1$	
$t_{\text{s}(\text{IN})}$	Data input set-up time	-	0.5	-	-	
$t_{\text{h}(\text{IN})}$	Data input hold time	-	3	-	-	
$t_{\text{v}(\text{OUT})}$	Data output valid time	-	-	3	4	
$t_{\text{h}(\text{OUT})}$	Data output hold time	-	2.5	-	-	

1. Guaranteed based on test during characterization.

**Figure 73. Quad-SPI SDR timing diagram**





Table 107. Quad-SPI characteristics in DDR mode<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$F_{ck}$ $1/t_{(CK)}$	Quad-SPI clock frequency	$2.7 V \leq V_{DD} \leq 3.6 V$ , $C_L = 20 pF$	-	-	80	MHz
		$1.71 V \leq V_{DD} \leq 3.6 V$ , $C_L = 15 pF$	-	-	70	
$t_{w(CKH)}$	Quad-SPI clock high time	-	$t_{(CK)}/2-1$	-	$t_{(CK)}/2$	ns
$t_{w(CKL)}$	Quad-SPI clock low time	-	$t_{(CK)}/2$	-	$t_{(CK)}/2+1$	
$t_{sr(IN)}$ $t_{sf(IN)}$	Data input set-up time	$2.7 V \leq V_{DD} \leq 3.6 V$	2	-	-	
		$1.71 V \leq V_{DD} \leq 3.6 V$	0.5	-	-	
$t_{hr(IN)}$ $t_{hf(IN)}$	Data input hold time	$2.7 V \leq V_{DD} \leq 3.6 V$	3	-	-	
		$1.71 V \leq V_{DD} \leq 3.6 V$	4.5	-	-	
$t_{vr(OUT)}$ $t_{vf(OUT)}$	Data output valid time	DHHC=0	-	8	10.5	
		DHHC=1 Pres=1,2...	-	$T_{hclk}/2+2$	$T_{hclk}/2+2.5$	
$t_h(OUT)$ $t_f(OUT)$	Data output hold time	DHHC=0	7	-	-	
		DHHC=1 Pres=1,2...	$T_{hclk}/2+0.5$	-	-	

1. Guaranteed based on test during characterization.

Figure 74. Quad-SPI DDR timing diagram



### 5.3.31 Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in [Table 108](#) for DCMI are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage summarized in [Table 17](#), with the following configuration:


- DCMI\_PIXCLK polarity: falling
- DCMI\_VSYNC and DCMI\_HSYNC polarity: high
- Data formats: 14 bits
- Capacitive load  $C = 30 pF$
- Measurement points are done at CMOS levels:  $0.5 V_{DD}$

Table 108. DCMI characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
-	Frequency ratio DCMI_PIXCLK/f <sub>HCLK</sub>	-	0.4	-
DCMI_PIXCLK	Pixel clock input	-	54	MHz
D <sub>Pixel</sub>	Pixel clock input duty cycle	30	70	%
t <sub>su</sub> (DATA)	Data input setup time	4	-	ns
t <sub>h</sub> (DATA)	Data input hold time	1	-	
t <sub>su</sub> (HSYNC) t <sub>su</sub> (VSYNC)	DCMI_HSYNC/DCMI_VSYNC input setup time	3.5	-	
t <sub>h</sub> (HSYNC) t <sub>h</sub> (VSYNC)	DCMI_HSYNC/DCMI_VSYNC input hold time	0	-	

1. 1.Guaranteed based on test during characterization.

Figure 75. DCMI timing diagram



### 5.3.32 LCD-TFT controller (LTDC) characteristics

Unless otherwise specified, the parameters given in [Table 109](#) for LCD-TFT are derived from tests performed under the ambient temperature, f<sub>HCLK</sub> frequency and V<sub>DD</sub> supply voltage summarized in [Table 17](#), with the following configuration:

- LCD\_CLK polarity: high
- LCD\_DE polarity: low
- LCD\_VSYNC and LCD\_HSYNC polarity: high
- Pixel formats: 24 bits
- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C<sub>L</sub> = 30 pF
- Measurement points are done at CMOS levels: 0.5 V<sub>DD</sub>

Table 109. LTDC characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
f <sub>CLK</sub>	LTDC clock output frequency	-	83	MHz
D <sub>CLK</sub>	LTDC clock output duty cycle	45	55	%
t <sub>w(CLKH)</sub> t <sub>w(CLKL)</sub>	Clock high time, low time	t <sub>w(CLK)</sub> / 2 - 0.5	t <sub>w(CLK)</sub> / 2 + 0.5	ns
t <sub>v(DATA)</sub>	Data output valid time	-	1.5	
t <sub>h(DATA)</sub>	Data output hold time	0	-	
t <sub>v(HSYNC)</sub>	HSYNC/VSYNC/DE output valid time	-	0.5	
t <sub>v(VSYNC)</sub>				
t <sub>v(DE)</sub>				
t <sub>h(HSYNC)</sub>	HSYNC/VSYNC/DE output hold time	0	-	
t <sub>h(VSYNC)</sub>				
t <sub>h(DE)</sub>				

1. Based on test during characterization.

Figure 76. LCD-TFT horizontal timing diagram





Figure 77. LCD-TFT vertical timing diagram



### 5.3.33 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in [Table 110](#) for the SDIO/MMC interface are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#), with the following configuration:

- Output speed is set to  $OSPEEDRy[1:0] = 11$
- Capacitive load  $C = 30\text{ pF}$
- Measurement points are done at CMOS levels:  $0.5 V_{DD}$

Refer to [Section 5.3.20](#) for more details on the input/output characteristics.

Figure 78. SDIO high-speed mode





Figure 79. SD default mode



ai14888

Table 110. Dynamic characteristics: SD / MMC characteristics, V<sub>DD</sub> = 2.7 to 3.6 V<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	50	MHz
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	8/3	-
t <sub>W(CKL)</sub>	Clock low time	f <sub>pp</sub> = 50 MHz	9.5	10.5	-	ns
t <sub>W(CKH)</sub>	Clock high time		8.5	9.5	-	
<b>CMD, D inputs (referenced to CK) in MMC and SD HS mode</b>						
t <sub>ISU</sub>	Input setup time HS	f <sub>pp</sub> = 50 MHz	2.0	-	-	ns
t <sub>IH</sub>	Input hold time HS		2.0	-	-	
<b>CMD, D outputs (referenced to CK) in MMC and SD HS mode</b>						
t <sub>OV</sub>	Output valid time HS	f <sub>pp</sub> = 50 MHz	-	13	13.5	ns
t <sub>OH</sub>	Output hold time HS		12.5	-	-	
<b>CMD, D inputs (referenced to CK) in SD default mode</b>						
t <sub>ISUD</sub>	Input setup time SD	f <sub>pp</sub> = 25 MHz	2.0	-	-	ns
t <sub>IHD</sub>	Input hold time SD		2.5	-	-	
<b>CMD, D outputs (referenced to CK) in SD default mode</b>						
t <sub>OVD</sub>	Output valid default time SD	f <sub>pp</sub> = 25 MHz	-	1.5	2.0	ns
t <sub>OHD</sub>	Output hold default time SD		1.0	-	-	

1. Guaranteed based on test during characterization.

Table 111. Dynamic characteristics: SD / MMC characteristics,  $V_{DD} = 1.71$  to  $1.9$  V<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{PP}$	Clock frequency in data transfer mode	-	0	-	50	MHz
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	8/3	-
$t_{W(CKL)}$	Clock low time	$f_{pp} = 50$ MHz	9.5	10.5	-	ns
$t_{W(CKH)}$	Clock high time		8.5	9.5	-	
<b>CMD, D inputs (referenced to CK) in eMMC mode</b>						
$t_{ISU}$	Input setup time HS	$f_{pp} = 50$ MHz	0.5	-	-	ns
$t_{IH}$	Input hold time HS		3.5	-	-	
<b>CMD, D outputs (referenced to CK) in eMMC mode</b>						
$t_{OV}$	Output valid time HS	$f_{pp} = 50$ MHz	-	13.5	14.5	ns
$t_{OH}$	Output hold time HS		13.0	-	-	

1. Guaranteed based on test during characterization.
2.  $C_{load} = 20$  pF.

### 5.3.34 RTC characteristics

Table 112. RTC characteristics

Symbol	Parameter	Conditions	Min	Max
-	$f_{PCLK1}/RTCCLK$ frequency ratio	Any read/write operation from/to an RTC register	4	-


## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 6.1 LQFP100 package information

This LQFP is a 100-pin, 14 x 14 mm low-profile quad flat package.

Figure 80. LQFP100 - Outline



1. Drawing is not to scale.

Table 113. LQFP100 - Mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059




Table 113. LQFP100 - Mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 81. LQFP100 - Recommended footprint




1. Dimensions are expressed in millimeters.

### Device marking for LQFP100

The following figure gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Figure 82. LQFP100 marking example (package top view)**




1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

## 6.2 LQFP144 package information

This LQFP is a 144-pin, 20 x 20 mm low-profile quad flat package.

Figure 83. LQFP144 - Outline




1. Drawing is not to scale.

Table 114. LQFP144 - Mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.8740
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3	-	17.500	-	-	0.6890	-
E	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3	-	17.500	-	-	0.6890	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 84. LQFP144 - Recommended footprint




1. Dimensions are expressed in millimeters.

**Device marking for LQFP144**

Figure 85 gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 85. LQFP144 marking example (package top view)




1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering

samples to run qualification activity.

### 6.3 WLCSP168 package information

This WLCSP is a 168-pin, 4.891 x 5.692 mm, 0.4 mm pitch wafer level chip scale package.

Figure 86. WLCSP168 - Outline



A02S\_ME\_V2

Table 115. WLCSP168 - Mechanical data


Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.170	-	-	0.0067	-
A2	-	0.380	-	-	0.0150	-
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-
b <sup>(3)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	4.856	4.891	4.926	0.1912	0.1926	0.1939
E	5.657	5.692	5.727	0.2227	0.2241	0.2255
e	-	0.400	-	-	0.0157	-
e1	-	4.400	-	-	0.1732	-
e2	-	5.200	-	-	0.2047	-
F	-	0.2455	-	-	0.0097	-
G	-	0.246	-	-	0.0097	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to four decimal digits.
2. Back side coating.
3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

### 6.4 UFBGA169 package information

This UFBGA is a 169-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package.

Figure 87. UFBGA169 - Outline



1. Drawing is not to scale.

Table 116. UFBGA169 - Mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.230	0.280	0.330	0.0091	0.0110	0.0130
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.950	6.000	6.050	0.2343	0.2362	0.2382
E	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.950	6.000	6.050	0.2343	0.2362	0.2382
e	-	0.500	-	-	0.0197	-
F	0.450	0.500	0.550	0.0177	0.0197	0.0217




**Table 116. UFBGA169 - Mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to four decimal digits.

**Figure 88. UFBGA169 - Recommended footprint**



**Table 117. UFBGA169 - Recommended PCB design rules (0.5 mm pitch BGA)**

Dimension	Recommended values
Pitch	0.5
Dpad	0.27 mm
Dsm	0.35 mm typ. (depends on the soldermask registration tolerance)
Solder paste	0.27 mm aperture diameter.


*Note:* Non-solder mask defined (NSMD) pads are recommended.

*Note:* 4 to 6 mils solder paste screen printing process.

**Device marking for UFBGA169**

The following figure gives an example of topside marking orientation versus ball A1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 89. UFBGA169 marking example (package top view)




1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 6.5 LQFP176 package information

This LQFP is a 176-pin, 24 x 24 mm low-profile quad flat package.

Figure 90. LQFP176 - Outline



1. Drawing is not to scale.

Table 118. LQFP176 - Mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	-	1.450	0.0531	-	0.0060
b	0.170	-	0.270	0.0067	-	0.0106
C	0.090	-	0.200	0.0035	-	0.0079
D	23.900	-	24.100	0.9409	-	0.9488
E	23.900	-	24.100	0.9409	-	0.9488

Table 118. LQFP176 - Mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
e	-	0.500	-	-	0.0197	-
HD	25.900	-	26.100	1.0200	-	1.0276
HE	25.900	-	26.100	1.0200	-	1.0276
L	0.450	-	0.750	0.0177	-	0.0295
L1	-	1.000	-	-	0.0394	-
ZD	-	1.250	-	-	0.0492	-
ZE	-	1.250	-	-	0.0492	-
ccc	-	-	0.080	-	-	0.0031
k	0°	-	7°	0°	-	7°


1. Values in inches are converted from mm and rounded to four decimal digits.



### Device marking for LQFP176

The following figure gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Figure 92. LQFP176 marking example (package top view)**




1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 6.6 UFBGA(176+25) package information

This UFBGA is a 176+25-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package

Figure 93. UFBGA(176+25) - Outline



1. Drawing is not to scale.

Table 119. UFBGA(176+25) - Mechanical data


Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	-	-	0.600	-	-	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	-
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	9.850	10.000	10.150	0.3878	0.3937	0.3996
D1	-	9.100	-	-	0.3583	-
E	9.850	10.000	10.150	0.3878	0.3937	0.3996
E1	-	9.100	-	-	0.3583	-
e	-	0.650	-	-	0.0256	-
F	-	0.450	-	-	0.0177	-
ddd	-	-	0.080	-	-	0.0031

**Table 119. UFBGA(176+25) - Mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 94. UFBGA(176+25) - Recommended footprint**



**Table 120. UFBGA(176+25) - Recommended PCB design rules (0.65 mm pitch BGA)**


Dimension	Recommended values
Pitch	0.65 mm
Dpad	0.300 mm
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.300 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm

## 6.7 LQFP208 package information

This LQFP is a 208-ball, 28 x 28 mm low-profile quad flat package.



Figure 95. LQFP208 - Outline



UH\_ME\_V2

1. Drawing is not to scale.

Table 121. LQFP208 - Mechanical data


Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	--	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	29.800	30.000	30.200	1.1732	1.1811	1.1890

Table 121. LQFP208 - Mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
D1	27.800	28.000	28.200	1.0945	1.1024	1.1102
D3	-	25.500	-	-	1.0039	-
E	29.800	30.000	30.200	1.1732	1.1811	1.1890
E1	27.800	28.000	28.200	1.0945	1.1024	1.1102
E3	-	25.500	-	-	1.0039	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7.0°	0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 96. LQFP208 - Recommended footprint




MS30425V1

1. Dimensions are expressed in millimeters.

**Device marking for LQFP208**

The following figure gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Figure 97. LQFP208 marking example (package top view)**




1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 6.8 TFBGA216 package information

This TFBGA is a 216-ball, 13 x 13 mm, 0.8 mm pitch, fine pitch ball grid array package.

Figure 98. TFBGA216 - Outline



1. Drawing is not to scale.

Table 122. TFBGA216 - Mechanical data


Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.100	-	-	0.0433
A1	0.150	-	-	0.0059	-	-
A2	-	0.760	-	-	0.0299	-
b	0.350	0.400	0.450	0.0138	0.0157	0.0177
D	12.850	13.000	13.150	0.5059	0.5118	0.5177
D1	-	11.200	-	-	0.4409	-
E	12.850	13.000	13.150	0.5059	0.5118	0.5177
E1	-	11.200	-	-	0.4409	-
e	-	0.800	-	-	0.0315	-
F	-	0.900	-	-	0.0354	-
G	-	0.900	-	-	0.0354	-

**Table 122. TFBGA216 - Mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to four decimal digits.

**Figure 99. TFBGA216 - Recommended footprint**




**Table 123. TFBGA216 - Recommended PCB design rules (0.8 mm pitch)**

Dimension	Recommended values
Pitch	0.8 mm
Dpad	0.225 mm
Dsm	0.290 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm

### Device marking for TFBGA216

The following figure gives an example of topside marking orientation versus ball A1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 100. TFBGA216 marking example (package top view)



1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

## 6.9 Thermal characteristics

The maximum chip-junction temperature,  $T_J \text{ max}$ , in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

where:

- $T_A \text{ max}$  is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D \text{ max}$  is the sum of  $P_{INT} \text{ max}$  and  $P_{I/O} \text{ max}$  ( $P_D \text{ max} = P_{INT} \text{ max} + P_{I/O} \text{ max}$ ),
- $P_{INT} \text{ max}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.

$P_{I/O} \text{ max}$  represents the maximum power dissipation on output pins where:

$$P_{I/O} \text{ max} = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL} / I_{OL}$  and  $V_{OH} / I_{OH}$  of the I/Os at low and high level in the application.


**Table 124. Package thermal characteristics**

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	Thermal resistance junction-ambient LQFP100	43	°C/W
	Thermal resistance junction-ambient LQFP144	40	
	Thermal resistance junction-ambient WLCSP168	31	
	Thermal resistance junction-ambient LQFP176 - 24 × 24 mm / 0.5 mm pitch	38	
	Thermal resistance junction-ambient LQFP208 - 28 × 28 mm / 0.5 mm pitch	19	
	Thermal resistance junction-ambient UFBGA169 - 7 × 7mm / 0.5 mm pitch	52	
	Thermal resistance junction-ambient UFBGA176 - 10 × 10 mm / 0.5 mm pitch	39	
	Thermal resistance junction-ambient TFBGA216 - 13 × 13 mm / 0.8 mm pitch	29	

### Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from [www.jedec.org](http://www.jedec.org).

# 7 Part numbering



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, contact your nearest ST sales office.



## Appendix A Recommendations when using internal reset OFF

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry must be disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- $V_{BAT}$  functionality is no more available and VBAT pin should be connected to  $V_{DD}$ .
- The over-drive mode is not supported.

### A.1 Operating conditions

Table 125. Limitations depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states ( $f_{Flashmax}$ )	Maximum Flash memory access frequency with wait states <sup>(1)(2)</sup>	I/O operation	Possible Flash memory operations
$V_{DD} = 1.7$ to $2.1$ V <sup>(3)</sup>	Conversion time up to 1.2 Msps	20 MHz <sup>(4)</sup>	168 MHz with 8 wait states and over-drive OFF	– No I/O compensation	8-bit erase and program operations only

1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
3.  $V_{DD}/V_{DDA}$  minimum value of 1.7 V, with the use of an external power supply supervisor (refer to [Section 2.19.1: Internal reset ON](#)).
4. Prefetch is not available. Refer to AN3430, available on [www.st.com](http://www.st.com), for details on how to adjust performance and power.

## Revision history

**Table 126. Document revision history**

Date	Revision	Changes
01-Sep-2015	1	Initial release.
19-Oct-2015	2	Updated <a href="#">Table 4: Regulator ON/OFF and internal reset ON/OFF availability</a> and <a href="#">Table 54: EMI characteristics</a> . Updated <a href="#">Figure 17: STM32F47x UFBGA176 ballout</a> , <a href="#">Figure 35: PLL output clock waveforms in center spread mode</a> and <a href="#">Figure 36: PLL output clock waveforms in down spread mode</a> . Updated title of <a href="#">Section 6.8: TFBGA216 package information</a> .
08-Mar-2016	3	Updated cover page with introduction of LQFP100 and LQFP144 packages. Updated <a href="#">Section 1: Description</a> and <a href="#">Section 1.1: Compatibility throughout the family</a> . Updated <a href="#">Figure 1: Incompatible board design for LQFP176 package</a> and its footnote. Updated <a href="#">Table 1: Device summary</a> , <a href="#">Table 2: STM32F479xx features and peripheral counts</a> , <a href="#">Table 4: Regulator ON/OFF and internal reset ON/OFF availability</a> , <a href="#">Table 10: STM32F479xx pin and ball definitions</a> , <a href="#">Table 11: FMC pin definition</a> , <a href="#">Table 12: Alternate function</a> , <a href="#">Table 17: General operating conditions</a> , <a href="#">Table 55: ESD absolute maximum ratings</a> , <a href="#">Table 76: ADC characteristics</a> , <a href="#">Table 124: Package thermal characteristics</a> and <a href="#">Table 125: Ordering information scheme</a> . Removed former <a href="#">Table 73: Ethernet DC electrical characteristics</a> . Added <a href="#">Figure 13: STM32F47x LQFP100 pinout</a> and <a href="#">Figure 14: STM32F47x LQFP144 pinout</a> . Updated <a href="#">Figure 17: STM32F47x UFBGA176 ballout</a> , <a href="#">Figure 18: STM32F47x LQFP176 pinout</a> and <a href="#">Figure 33: ACCHSI vs. temperature</a> . Added <a href="#">Section 6.1: LQFP100 package information</a> and <a href="#">Section 6.2: LQFP144 package information</a> . Replaced former footnote 7 of <a href="#">Table 10: STM32F479xx pin and ball definitions</a> with footnote 2. Added footnote 3 to <a href="#">Table 14: Voltage characteristics</a> . Updated footnote 1 of <a href="#">Figure 56</a> and footnote 1 of <a href="#">Figure 57</a> .
03-Mar-2017	4	Updated <a href="#">Table 12: Alternate function</a> . Corrected maximum characterized wakeup timing values for Stop mode in <a href="#">Table 34: Low-power mode wakeup timings</a> . Updated <a href="#">Figure 14: STM32F47x LQFP144 pinout</a> . Updated <a href="#">Device marking for LQFP100</a> , <a href="#">Device marking for UFBGA169</a> , <a href="#">Device marking for LQFP176</a> , <a href="#">Device marking for LQFP176</a> and <a href="#">Device marking for LQFP176</a> . Updated footnotes of figures 82, 85, 89, 92, 97 and 100 in <a href="#">Section 6: Package information</a> .

Table 126. Document revision history (continued)

Date	Revision	Changes
03-May-2018	5	<p>Updated <i>Video Mode interfaces features</i>, <i>Section 2.14: Nested vectored interrupt controller (NVIC)</i> and <i>Section 2.18: Power supply schemes</i>.</p> <p>Updated <i>Table 17: General operating conditions</i>, <i>Table 57: I/O current injection susceptibility</i> and <i>Table 64: SPI dynamic characteristics</i>.</p> <p>Updated <i>Figure 49: USB OTG full speed timings: definition of data signal rise and fall time..</i></p>
19-Jan-2021	6	<p>Updated <i>Table 2: STM32F479xx features and peripheral counts</i>, <i>Table 109: LTDC characteristics</i> and <i>Table 119: UFBGA(176+25) - Mechanical data</i>.</p> <p>Updated footnote 2 of <i>Figure 41: Recommended NRST pin protection</i> and footnote 1 of <i>Table 39: HSI oscillator characteristics</i>.</p> <p>Updated <i>Section 6.2: LQFP144 package information</i>.</p> <p>Updated <i>Figure 93: UFBGA(176+25) - Outline</i> and <i>Figure 94: UFBGA(176+25) - Recommended footprint</i>.</p> <p>Minor text edits across the whole document.</p>
06-May-2021	7	<p>Updated <i>Table 2: STM32F479xx features and peripheral counts</i>.</p> <p>Updated <i>Section 1: Description</i>.</p>