

# **STM32L151x6/8/B-A STM32L152x6/8/B-A**

# Ultra-low-power 32-bit MCU ARM®-based Cortex®-M3, 128KB Flash, 32KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC

### **Features**

- Ultra-low-power platform
	- 1.65 V to 3.6 V power supply
	- **-40°C to 105°C** temperature range
	- 0.28 µA Standby mode (3 wakeup pins)
	- **1.11 µA Standby mode + RTC**
	- 0.44 µA Stop mode (16 wakeup lines)
	- $-$  1.38 µA Stop mode + RTC
	- 10.9 µA Low-power Run mode
	- 185 µA/MHz Run mode
	- 10 nA ultra-low I/O leakage
	- $< 8$  µs wakeup time
- Core: ARM**®** Cortex®-M3 32-bit CPU
	- From 32 kHz up to 32 MHz max
	- 1.25 DMIPS/MHz (Dhrystone 2.1)
	- Memory protection unit
- Reset and supply management
	- Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds
	- Ultra-low-power POR/PDR
	- Programmable voltage detector (PVD)
- Clock sources
	- 1 to 24 MHz crystal oscillator
	- 32 kHz oscillator for RTC with calibration
	- High Speed Internal 16 MHz factorytrimmed RC (+/- 1%)
	- Internal low-power 37 kHz RC
	- Internal multispeed low-power 65 kHz to 4.2 MHz
	- PLL for CPU clock and USB (48 MHz)
	- Pre-programmed bootloader
	- USART supported
- Development support
	- Serial wire debug supported
	- JTAG and trace supported
- Up to 83 fast I/Os (73 I/Os 5V tolerant), all mappable on 16 external interrupt vectors
- **Memories** 
	- Up to 128 Kbytes Flash memory with ECC
	- Up to 32 Kbytes RAM
	- Up to 4 Kbytes of true EEPROM with ECC
	- 80-byte backup register
- 

August 2017 **DociD024330 Rev 5** 2017 **1/130** 





**Datasheet** - **production data**

LQFP48 7 × 7 mm

- 
- LCD Driver (except STM32L151x6/8/B-A devices) for up to 8x40 segments
	- Support contrast adjustment
	- Support blinking mode
	- Step-up converter on board
- Rich analog peripherals (down to 1.8 V)
- 12-bit ADC 1 Msps up to 24 channels
	- 12-bit DAC 2 channels with output buffers
	- 2x ultra-low-power-comparators (window mode and wake up capability)
- DMA controller 7x channels
- 8x peripheral communication interfaces
	- 1x USB 2.0 (internal 48 MHz PLL)
	- 3x USART (ISO 7816, IrDA)
	- 2x SPI 16 Mbits/s
	- 2x I2C (SMBus/PMBus)
- 10x timers: 6x 16-bit with up to 4 IC/OC/PWM channels, 2x 16-bit basic timers, 2x watchdog timers (independent and window)
- Up to 20 capacitive sensing channels supporting touchkey, linear and rotary touch sensors
- <span id="page-0-0"></span>• CRC calculation unit, 96-bit unique ID

#### **Table 1. Device summary**



This is information on a product in full production.

# **Contents**













# **List of tables**









# **List of figures**









## <span id="page-8-0"></span>**1 Introduction**

This datasheet provides the ordering information and mechanical device characteristics of the STM32L151x6/8/B-A and STM32L152x6/8/B-A ultra-low-power ARM<sup>®</sup> Cortex<sup>®</sup>-M3 based microcontrollers product line.

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A microcontroller family includes devices in 3 different package types: from 48 to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- Application control and user interface
- PC peripherals, gaming, GPS and sport equipment
- Alarm systems, Wired and wireless sensors, Video intercom
- Utility metering

This STM32L151x6/8/B-A and STM32L152x6/8/B-A datasheet should be read in conjunction with the STM32L1xxxx reference manual (RM0038). The document "Getting started with STM32L1xxxx hardware development" AN3216 gives a hardware implementation overview.

Both documents are available from the STMicroelectronics website *www.st.com*.

For information on the ARM® Cortex®-M3 core please refer to the Cortex®-M3 Technical Reference Manual, available from the ARM website.

*[Figure](#page-12-1) 1* shows the general block diagram of the device family.

**Caution:** This datasheet does not apply to:

– STM32L15xx6/8/B

covered by a separate datasheet.



## <span id="page-9-0"></span>**2 Description**

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A devices incorporate the connectivity power of the universal serial bus (USB) with the high-performance  $ARM^{\otimes}$ Cortex®-M3 32-bit RISC core operating at a frequency of 32 MHz (33.3 DMIPS), a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 128 Kbytes and RAM up to 32 Kbytes) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

All the devices offer a 12-bit ADC, 2 DACs and 2 ultra-low-power comparators, six generalpurpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices contain standard and advanced communication interfaces: up to two I2Cs and SPIs, three USARTs and a USB. The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices offer up to 20 capacitive sensing channels to simply add touch sensing functionality to any application.

They also include a real-time clock with sub-second counting and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller (except STM32L151x6/8/B-A devices) has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with contrast independent of the supply voltage.

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +85 °C and -40 to +105°C temperature ranges. A comprehensive set of power-saving modes allows the design of low-power applications.







## <span id="page-10-0"></span>**2.1 Device overview**

#### <span id="page-10-1"></span> **Table 2. Ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A device features and peripheral counts**



1. For TFBGA64 package (instead of PC3 pin there is  $V_{REF+}$  pin).



### <span id="page-11-0"></span>**2.2 Ultra-low-power device continuum**

The ultra-low-power family offers a large choice of cores and features. From a proprietary 8 bit core up to the Cortex-M3, including the Cortex-M0+, the STM8Lx and STM32Lx series offer the best range of choices to meet your requirements in terms of ultra-low-power features. The STM32 Ultra-low-power series is an ideal fit for applications like gas/water meters, keyboard/mouse, or wearable devices for fitness and healthcare. Numerous built-in features like LCD drivers, dual-bank memory, low-power Run mode, op-amp, AES-128bit, DAC, crystal-less USB and many others, allow to build highly cost-optimized applications by reducing the BOM.

*Note: STMicroelectronics as a reliable and long-term manufacturer ensures as much as possible the pin-to-pin compatibility between any STM8Lx and STM32Lx devices and between any of the STM32Lx and STM32Fx series. Thanks to this unprecedented scalability, your existing applications can be upgraded to respond to the latest market features and efficiency demand.*

### <span id="page-11-1"></span>**2.2.1 Performance**

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-Low-power performance to range from 5 up to 33.3 DMIPs.

### <span id="page-11-2"></span>**2.2.2 Shared peripherals**

STM8L15xxx and STM32L1xxxx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces

### <span id="page-11-3"></span>**2.2.3 Common system strategy**

To offer flexibility and optimize performance, the STM8L15xxx and STM32L1xxxx families use a common architecture:

- Common power supply range from 1.65 V to 3.6 V, (1.65 V at power down only for STM8L15xxx devices)
- Architecture optimized to reach ultra-low consumption both in low-power modes and Run mode
- Fast startup strategy from low-power modes
- Flexible system clock
- Ultra-safe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector.

### <span id="page-11-4"></span>**2.2.4 Features**

ST ultra-low-power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 144 pins and size down to  $3 \times 3$  mm
- Memory density ranging from 4 to 512 Kbytes

12/130 DocID024330 Rev 5



## <span id="page-12-0"></span>**3 Functional overview**

*[Figure](#page-12-1) 1* shows the block diagram.



<span id="page-12-1"></span>

1. AF = alternate function on I/O port pin.



### <span id="page-13-0"></span>**3.1 Low-power modes**

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A devices support dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply:

- In Range 1 ( $V_{DD}$  range limited to 1.71-3.6 V), the CPU runs at up to 32 MHz (refer to *[Table 18](#page-60-1)* for consumption).
- In Range 2 (full V<sub>DD</sub> range), the CPU runs at up to 16 MHz (refer to *[Table 18](#page-60-1)* for consumption)
- In Range 3 (full  $V_{DD}$  range), the CPU runs at up to 4 MHz (generated only with the multispeed internal RC oscillator clock source). Refer to *[Table 18](#page-60-1)* for consumption.

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

• **Sleep** mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Sleep mode power consumption: refer to *[Table 20](#page-62-1)*.

• **Low-power Run** mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the MSI range 0 or MSI range 1 clock range (maximum 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In the low-power Run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power Run mode consumption: refer to *[Table 21](#page-63-1)*.

• **Low-power Sleep** mode

This mode is achieved by entering the Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In the low-power Sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the run mode with the regulator on.

Low-power Sleep mode consumption: refer to *[Table 22](#page-64-1)*.

• **Stop** mode with RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the  $V_{CORF}$  domain are stopped, the PLL, MSI RC, HSI RC and HSE crystal oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

The device can be woken up from Stop mode by any of the EXTI line, in 8 µs. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on), it can be the RTC alarm(s), the USB wakeup, the RTC tamper events, the RTC timestamp event or the RTC wakeup.

**Stop** mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8 us. The EXTI



line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

Stop mode consumption: refer to *[Table 23](#page-65-1)*.

**Standby** mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{\text{CORE}}$  domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

**Standby** mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{\text{CORE}}$  domain is powered off. The PLL, MSI, RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60 us when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Standby mode consumption: refer to *[Table 24](#page-67-1)*.

*Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering the Stop or Standby mode.*

<span id="page-14-0"></span>



1. The GPIO speed also depends from VDD voltage and the user has to refer to *[Table 45: I/O AC](#page-85-1)  [characteristics](#page-85-1)* for more information about I/O speed.



- 2. CPU frequency changes from initial to final must respect "F<sub>CPU</sub> initial < 4\*F<sub>CPU</sub> final" to limit V<sub>CORE</sub> drop due to current consumption peak when frequency increases. It must also respect 5 µs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.
- 3. Should be USB-compliant from I/O voltage standpoint, the minimum  $V_{DD}$  is 3.0 V.



<span id="page-15-0"></span>



<span id="page-16-0"></span>









1. The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before entering run mode.

# <span id="page-17-0"></span>**3.2 ARM® Cortex®-M3 core with MPU**

The ARM® Cortex®-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex®-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices are compatible with all ARM tools and software.



#### **Nested vectored interrupt controller (NVIC)**

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A devices embed a nested vectored interrupt controller able to handle up to 45 maskable interrupt channels (not including the 16 interrupt lines of Cortex-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving*, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

### <span id="page-18-0"></span>**3.3 Reset and supply management**

#### <span id="page-18-1"></span>**3.3.1 Power supply schemes**

- $V_{DD}$  = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through  $V_{DD}$  pins.
- $V_{SSA}$ ,  $V_{DDA}$  = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to  $V_{DDA}$  is 1.8 V when the ADC is used).  $V_{\text{DDA}}$  and  $V_{SSA}$  must be connected to  $V_{\text{DD}}$  and  $V_{SS}$ , respectively.

### <span id="page-18-2"></span>**3.3.2 Power supply supervisor**

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

The device exists in two versions:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the  $V_{DD}$  threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the  $V_{DD}$  min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on  $V_{DD}$  at least 1 ms after it exits the POR area.



Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PPDB}$  or  $V_{ROR}$ , without the need for any external reset circuit.

*Note: The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the startup time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.*

> The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $\rm V_{DD}/V_{DDA}$  drops below the  $\rm V_{PVD}$  threshold and/or when  $\rm V_{DD}/V_{DDA}$  is higher than the  $\rm V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### <span id="page-19-0"></span>**3.3.3 Voltage regulator**

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC\_CSR).

#### <span id="page-19-1"></span>**3.3.4 Boot modes**

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System Memory
- Boot from embedded RAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1 or USART2. See the application note "STM32 microcontroller system memory boot mode" (AN2606) for details.



### <span id="page-20-0"></span>**3.4 Clock management**

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- **Clock prescaler**: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Master clock source**: three different clock sources can be used to drive the master clock:
	- 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
	- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
	- Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz) with a consumption proportional to speed, down to 750 nA typical. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- **Auxiliary clock source**: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
	- 32.768 kHz low-speed external crystal (LSE)
	- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- **RTC and LCD clock sources:** the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- **Clock-out capability (MCO: microcontroller clock output):** it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *[Figure](#page-21-0) 2* for details on the clock tree.



<span id="page-21-0"></span>

**Figure 2. Clock tree**

22/130 DocID024330 Rev 5



### <span id="page-22-0"></span>**3.5 Low-power real-time clock and backup registers**

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation. The RTC can also be automatically corrected with a 50/60Hz stable power line.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization. A time stamp can record an external event occurrence, and generates an interrupt.

There are twenty 32-bit backup registers provided to store 80 bytes of user application data. They are cleared in case of tamper detection. Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

### <span id="page-22-1"></span>**3.6 GPIOs (general-purpose inputs/outputs)**

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

#### **External interrupt/event controller (EXTI)**

The external interrupt/event controller consists of 23 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 83 GPIOs can be connected to the 16 external interrupt lines. The 7 other lines are connected to RTC, PVD, USB or Comparator events.



### <span id="page-23-0"></span>**3.7 Memories**

The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices have the following features:

- Up to 32 Kbytes of embedded RAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
	- 32, 64 or 128 Kbytes of embedded Flash program memory
	- 4 Kbytes of data EEPROM
	- Options bytes

The options bytes are used to write-protect or read-out-protect the memory (with 4 Kbytes granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

The user area of the Flash memory can be protected against Dbus read access by the PCROP feature (see RM0038 for details).

### <span id="page-23-1"></span>**3.8 DMA (direct memory access)**

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI,  $1^2C$ , USART, general-purpose timers and ADC.



## <span id="page-24-0"></span>**3.9 LCD (liquid crystal display)**

The LCD drives up to 8 common terminals and 44 segment terminals to drive up to 320 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of  $V_{DD}$ . This converter can be deactivated, in which case the  $V_{LCD}$  pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode
- $V_{\text{LOD}}$  rail decoupling capability

<span id="page-24-2"></span>

#### Table 6. V<sub>LCD</sub> rail decoupling

## <span id="page-24-1"></span>**3.10 ADC (analog-to-digital converter)**

A 12-bit analog-to-digital converters is embedded into STM32L151x6/8/B-A and STM32L152x6/8/B-A devices with up to 24 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start trigger and injection trigger, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low-power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.



#### <span id="page-25-0"></span>**3.10.1 Temperature sensor**

The temperature sensor  $T_{SENSE}$  generates a voltage  $V_{SENSE}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode, see *[Table](#page-101-4) 59: [Temperature sensor calibration values](#page-101-4)*.

### <span id="page-25-1"></span>**3.10.2** Internal voltage reference (V<sub>RFFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC IN17 input channel. It enables accurate monitoring of the  $V_{DD}$  value (when no external voltage, VREF+, is available for ADC). The precise voltage of  $V_{RFFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in readonly mode see *Table [17: Embedded internal reference voltage](#page-58-3)*.

### <span id="page-25-2"></span>**3.11 DAC (digital-to-analog converter)**

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channels' independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- external triggers for conversion
- input reference voltage  $V_{RFF+}$

Eight DAC trigger inputs are used in the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.



### <span id="page-26-0"></span>**3.12 Ultra-low-power comparators and reference voltage**

The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- one comparator with fixed threshold
- one comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
	- DAC output
	- External I/O
	- Internal reference voltage ( $V_{REFINT}$ ) or  $V_{REFINT}$  submultiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

### <span id="page-26-1"></span>**3.13 Routing interface**

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage VREFINT.

### <span id="page-26-2"></span>**3.14 Touch sensing**

The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 20 capacitive sensing channels distributed over 10 analog I/O groups. Both software and timer capacitive sensing acquisition modes are supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. The capacitive sensing acquisition only requires few external components to operate. This acquisition is managed directly by the GPIOs, timers and analog I/O groups (see *Section [3.13: Routing interface](#page-26-1)*).

Reliable touch sensing functionality can be quickly and easily implemented using the free STM32L1xx STMTouch touch sensing firmware library.

### <span id="page-26-3"></span>**3.15 Timers and watchdogs**

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A devices include six general-purpose timers, two basic timers and two watchdog timers.

*[Table](#page-27-0) 7* compares the features of the general-purpose and basic timers.



DocID024330 Rev 5 27/130

<span id="page-27-0"></span>

| <b>Timer</b>                      | <b>Counter</b><br>resolution | <b>Counter</b><br>type  | <b>Prescaler</b><br>factor            | <b>DMA request</b><br>generation | Capture/compare<br>channels | Complementary<br>outputs |  |  |  |  |  |  |  |
|-----------------------------------|------------------------------|-------------------------|---------------------------------------|----------------------------------|-----------------------------|--------------------------|--|--|--|--|--|--|--|
| TIM2,<br>TIM <sub>3</sub><br>TIM4 | 16-bit                       | Up,<br>down,<br>up/down | Any integer<br>between 1<br>and 65536 | Yes                              | 4                           | No.                      |  |  |  |  |  |  |  |
| TIM9                              | 16-bit                       | Up,<br>down.<br>up/down | Any integer<br>between 1<br>and 65536 | No                               | 2                           | No.                      |  |  |  |  |  |  |  |
| TIM10,<br><b>TIM11</b>            | 16-bit                       | Up                      | Any integer<br>between 1<br>and 65536 | No                               | 1                           | No.                      |  |  |  |  |  |  |  |
| TIM6,<br>TIM7                     | 16-bit                       | Up                      | Any integer<br>between 1<br>and 65536 | Yes                              | 0                           | No                       |  |  |  |  |  |  |  |

**Table 7. Timer feature comparison** 



#### <span id="page-28-0"></span>**3.15.1 General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11)**

There are six synchronizable general-purpose timers embedded in the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices (see *[Table](#page-27-0) 7* for differences).

#### **TIM2, TIM3, TIM4**

These timers are based on a 16-bit auto-reload up/down-counter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or onepulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2, TIM3, TIM4 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

#### **TIM10, TIM11 and TIM9**

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4 full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

#### <span id="page-28-1"></span>**3.15.2 Basic timers (TIM6 and TIM7)**

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

### <span id="page-28-2"></span>**3.15.3 SysTick timer**

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit down-counter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

### <span id="page-28-3"></span>**3.15.4 Independent watchdog (IWDG)**

The independent watchdog is based on a 12-bit down-counter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.



### <span id="page-29-0"></span>**3.15.5 Window watchdog (WWDG)**

The window watchdog is based on a 7-bit down-counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

## <span id="page-29-1"></span>**3.16 Communication interfaces**

#### <span id="page-29-2"></span>**3.16.1 I²C bus**

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

#### <span id="page-29-3"></span>**3.16.2 Universal synchronous/asynchronous receiver transmitter (USART)**

All USART interfaces are able to communicate at speeds of up to 4 Mbit/s. They provide hardware management of the CTS and RTS signals and are ISO 7816 compliant. They support IrDA SIR ENDEC and have LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

### <span id="page-29-4"></span>**3.16.3 Serial peripheral interface (SPI)**

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

Both SPIs can be served by the DMA controller.

### <span id="page-29-5"></span>**3.16.4 Universal serial bus (USB)**

The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices embed a USB device peripheral compatible with the USB full speed 12 Mbit/s. The USB interface implements a full speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).



### <span id="page-30-0"></span>**3.17 CRC (cyclic redundancy check) calculation unit**

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

### <span id="page-30-1"></span>**3.18 Development support**

#### **Serial wire JTAG debug port (SWJ-DP)**

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

The JTAG port can be permanently disabled with a JTAG fuse.

#### **Embedded Trace Macrocell™**

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L151x6/8/B-A and STM32L152x6/8/B-A device through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.



# <span id="page-31-0"></span>**4 Pin descriptions**

<span id="page-31-1"></span>

**Figure 3. STM32L15xVxxxA UFBGA100 ballout**



<span id="page-32-0"></span>

**Figure 4. STM32L15xVxxxA LQFP100 pinout**



<span id="page-33-0"></span>

|                           | $\mathbf 1$                      | $\overline{c}$ | 3               | $\overline{4}$  | 5               | $\,6\,$         | $\overline{\mathcal{I}}$ | $\,8\,$  |
|---------------------------|----------------------------------|----------------|-----------------|-----------------|-----------------|-----------------|--------------------------|----------|
| $\boldsymbol{\mathsf{A}}$ | $P$ C14 <sup>2</sup><br>OGC32_IN | ،ΡC            |                 |                 | PB3             | PA15 !          | PA14                     |          |
| $\sf B$                   | P <sub>CT5</sub><br>OSC32_OUT    |                | PB8             |                 | PD <sub>2</sub> | <b>PC11</b>     |                          |          |
| $\mathsf C$               | , PHO-<br>'OSI                   |                | PB7             | PB <sub>5</sub> | PC12            | PA10 +          | PA <sub>9</sub>          |          |
| $\mathsf D$               |                                  |                | PB <sub>6</sub> |                 |                 |                 | PA8                      | РC       |
| $\mathsf E$               |                                  |                | PC <sub>0</sub> |                 |                 |                 | PC7                      | PC       |
| $\overline{\mathsf{F}}$   |                                  |                |                 | PA <sub>5</sub> | PB <sub>0</sub> | PC <sub>6</sub> | PB15;                    |          |
| G                         |                                  | ļР1<br>PΑ      |                 | PA <sub>6</sub> | PB <sub>1</sub> | PB <sub>2</sub> | PB10                     |          |
| $\overline{H}$            |                                  | PA1            | PA4             | PA7             | PC4             | PC <sub>5</sub> | ب PB11                   | PB12     |
|                           |                                  |                |                 |                 |                 |                 |                          | AI16090c |

**Figure 5. STM32L15xRxxxA TFBGA64 ballout**



<span id="page-34-0"></span>

**Figure 6. STM32L15xRxxxA LQFP64 pinout** 



<span id="page-35-0"></span>

**Figure 7. STM32L15xCxxxA LQFP48 pinout** 




**Figure 8. STM32L15xCxxxA UFQFPN48 pinout** 

1. This figure shows the package top view.





# **Table 8. Legend/abbreviations used in the pinout table**















40/130 DocID024330 Rev 5

















44/130 DocID024330 Rev 5





1.  $I = input$ ,  $O = output$ ,  $S = supply$ .

2. Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripheral that is included. For example, if a device has only one SPI and two USARTs, they will be called SPI1 and USART1 & USART2, respectively. Refer to *[Table 2 on page 11](#page-10-0)*.

3. Applicable to STM32L152xxxxA devices only. In STM32L151xxxxA devices, this pin should be connected to  $V_{DD}$ .

4. The PC14 and PC15 I/Os are only configured as OSC32\_IN/OSC32\_OUT when the LSE oscillator is on (by setting the<br>LSEON bit in the RCC\_CSR register). The LSE oscillator pins OSC32\_IN/OSC32\_OUT can be used as general-purpos the GPIO function. For more details, refer to Using the OSC32\_IN/OSC32\_OUT pins as GPIO PC14/PC15 port pins section in the STM32L1xxxx reference manual (RM0038).

5. The PH0 and PH1 I/Os are only configured as OSC\_IN/OSC\_OUT when the HSE oscillator is on (by setting the HSEON bit<br>in the RCC\_CR register). The HSE oscillator pins OSC\_IN/OSC\_OUT can be used as general-purpose PH0/PH1 I respectively, when the HSE oscillator is off (after reset, the HSE oscillator is off). The HSE has priority over the GPIO function.

6. Unlike in the LQFP64 package, there is no PC3 in the TFBGA64 package. The  $V_{RFF+}$  functionality is provided instead.



46/130

46/130 DocID024330 Rev 5 DocID024330 Rev 5





**DoclD024330 Rev 5** DocID024330 Rev 5 47/130

**AV** 

 $47/130$ 

STM32L151x6/8/B-A STM32L152x6/8/B-A **STM32L151x6/8/B-A STM32L152x6/8/B-A Pin descriptions**

Pin descriptions

48/130



 $\overline{\mathbf{A}}$ 





# **DoclD024330 Rev 5** DocID024330 Rev 5 49/130

49/130

STM32L151x6/8/B-A STM32L152x6/8/B-A **STM32L151x6/8/B-A STM32L152x6/8/B-A Pin descriptions**

Pin descriptions

50/130



# **5 Memory mapping**

The memory map is shown in the following figure.



**Figure 9. Memory map**



DocID024330 Rev 5 51/130

# **6 Electrical characteristics**

# **6.1 Parameter conditions**

Unless otherwise specified, all voltages are referenced to  $V_{SS}$ .

## **6.1.1 Minimum and maximum values**

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A$  = 25 °C and  $T_A$  =  $T_A$  max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3σ).

Please refer to device ErrataSheet for possible latest changes of electrical characteristics.

# **6.1.2 Typical values**

Unless otherwise specified, typical data are based on  $T_A = 25 °C$ ,  $V_{DD} = 3.0 V$  (for the 1.65 V ≤  $V_{DD}$  ≤ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

### **6.1.3 Typical curves**

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### **6.1.4 Loading capacitor**

The loading conditions used for pin parameter measurement are shown in *[Figure](#page-51-0) 10*.

### **6.1.5 Pin input voltage**

<span id="page-51-1"></span>The input voltage measurement on a pin of the device is described in *[Figure](#page-51-1) 11*.

<span id="page-51-0"></span>



# **6.1.6 Power supply scheme**



### **Figure 12. Power supply scheme**



# **6.1.7 Optional LCD power supply scheme**



**Figure 13. Optional LCD power supply scheme**

- 1. Option 1: LCD power supply is provided by a dedicated VLCD supply source, VSEL switch is open.
- 2. Option 2: LCD power supply is provided by the internal step-up converter, VSEL switch is closed, an external capacitance is needed for correct behavior of this converter.

# **6.1.8 Current consumption measurement**

<span id="page-53-0"></span>



# **6.2 Absolute maximum ratings**

Stresses above the absolute maximum ratings listed in *Table [11: Voltage characteristics](#page-54-1)*, *Table [12: Current characteristics](#page-54-0)*, and *Table [13: Thermal characteristics](#page-55-0)* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

<span id="page-54-1"></span>



1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. VIN maximum must always be respected. Refer to *[Table 12](#page-54-0)* for maximum allowed injected current values.

3. Include VREF- pin.

### **Table 12. Current characteristics**

<span id="page-54-0"></span>

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.



- 3. Negative injection disturbs the analog performance of the device. See note in *[Section 6.3.17](#page-94-0)*.
- 4. Positive current injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *[Table 11](#page-54-1)* for maximum allowed input voltage values.
- 5. A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *[Table 11: Voltage characteristics](#page-54-1)* for the maximum allowed input vol values.
- 6. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{\text{INJ(PIN)}}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

<span id="page-55-0"></span>

### **Table 13. Thermal characteristics**

1. Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (ROHS directive 2011/65/EU, July 2011).

# **6.3 Operating conditions**

# **6.3.1 General operating conditions**



<span id="page-55-1"></span>



| Symbol | <b>Parameter</b>  | <b>Conditions</b> | Min   | Max | <b>Unit</b> |  |  |  |
|--------|---|-------------------|-------|-----|-------------|--|--|--|
|        | Power dissipation at TA = 85 °C for<br>suffix 6 or TA = 105 °C for suffix $7^{(4)}$ | UFBGA100 package  |       | 339 |             |  |  |  |
|        |   | LQFP100 package   |       | 435 |             |  |  |  |
|        |   | TFBGA64 package   |       | 308 | mW          |  |  |  |
| $P_D$  |   | LQFP64 package    |       | 444 |             |  |  |  |
|        |   | LQFP48 package    |       | 364 |             |  |  |  |
|        |   | UFQFPN48 package  | ۰     | 606 |             |  |  |  |
| TA     | Ambient temperature for 6 suffix version   Maximum power dissipation <sup>(5)</sup> |                   | $-40$ | 85  | °C          |  |  |  |
|        | Ambient temperature for 7 suffix version   Maximum power dissipation                |                   | $-40$ | 105 |             |  |  |  |
| TJ     | Junction temperature range  | 6 suffix version  | $-40$ | 105 |             |  |  |  |
|        | Junction temperature range  | 7 suffix version  | $-40$ | 110 | °C          |  |  |  |

**Table 14. General operating conditions (continued)**

1. When the ADC is used, refer to *[Table 55: ADC characteristics](#page-94-1)*.

2. It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and operation.

<span id="page-56-0"></span>3. To sustain a voltage higher than  $V_{DD}$ +0.3 V, the internal pull-up/pull-down resistors must be disabled.

4. If  $T_A$  is lower, higher P<sub>D</sub> values are allowed as long as  $T_J$  does not exceed  $T_J$  max (see *Table 13: Thermal characteristics on [page 56](#page-55-0)*).

5. In low-power dissipation state, T<sub>A</sub> can be extended to -40°C to 105°C temperature range as long as T<sub>J</sub> does not exceed T<sub>J</sub> max (see *[Table 13: Thermal characteristics on page 56](#page-55-0)*).

# **6.3.2 Embedded reset and power control block characteristics**

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in the following table.



### **Table 15. Embedded reset and power control block characteristics**







1. Guaranteed by characterization.

2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

# **6.3.3 Embedded internal reference voltage**

The parameters given in the following table are based on characterization results, unless otherwise specified.







### **Table 17. Embedded internal reference voltage**

1. Guaranteed by test in production.

2. The internal V<sub>REF</sub> value is individually measured in production and stored in dedicated EEPROM bytes.

3. Guaranteed by characterization results.

5. To guarantee less than 1% VREF\_OUT deviation.



<sup>4.</sup> Shortest sampling time can be determined in the application by multiple interactions.

# **6.3.4 Supply current characteristics**

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure [14: Current](#page-53-0)  [consumption measurement scheme](#page-53-0)*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code, unless otherwise specified.

The current consumption values are derived from the tests performed under ambient temperature T<sub>A</sub>=25°C and V<sub>DD</sub> supply voltage conditions summarized in *Table 14: General [operating conditions](#page-55-1)*, unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode.
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time, 64-bit access and prefetch is adjusted depending on  $f_{HCLK}$  frequency and voltage range to provide the best CPU performance.
- When the peripherals are enabled  $f_{APB1} = f_{APB2} = f_{AHB}$ .
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used).
- The HSE user clock applied to OSC IN input follows the characteristics specified in *[Table 27: High-speed external user clock characteristics](#page-71-0)*.
- For maximum current consumption  $V_{DD} = V_{DDA} = 3.6 V$  is applied to all supply pins.
- For typical current consumption  $V_{DD} = V_{DDA} = 3.0$  V is applied to all supply pins if not specified otherwise.





### **Table 18. Current consumption in Run mode, code with data processing running from Flash**

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).





### **Table 19. Current consumption in Run mode, code with data processing running from RAM**

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).



| <b>Symbol</b>   | <b>Parameter</b>   | <b>Conditions</b>  | f <sub>HCLK</sub>  | <b>Typ</b> | Max <sup>(1)</sup> | Unit        |    |
|-----------------|--------------------|--|--|------------|--------------------|-------------|----|
|                 |                    |  | Range 3,   | 1 MHz      | 50                 | 155         |    |
|                 |                    |  | $V_{\text{CORE}} = 1.2 V$                                | 2 MHz      | 78.5               | 235         |    |
|                 |                    |  | $VOS[1:0] = 11$  | 4 MHz      | 140                | $370^{(3)}$ |    |
|                 |                    | $f_{HSE} = f_{HCLK}$ up to<br>16 MHz included,   | Range 2,   | 4 MHz      | 165                | 375         |    |
|                 |                    | $f_{HSE} = f_{HCLK}/2$   | $V_{\text{CORE}}$ =1.5 V                                 | 8 MHz      | 310                | 530         |    |
|                 |                    | above 16 MHz (PLL<br>ON) <sup>(2)</sup>  | $VOS[1:0] = 10$  | 16 MHz     | 590                | 1000        |    |
|                 | Supply             |  | Range 1,   | 8 MHz      | 350                | 615         |    |
|                 | current in         |  | $V_{\text{CORE}} = 1.8 V$                                | 16 MHz     | 680                | 1200        |    |
|                 | Sleep              |  | $VOS[1:0] = 01$  | 32 MHz     | 1600               | 2350        | μA |
|                 | mode,<br>Flash OFF | HSI clock source   | Range 2,<br>$V_{\text{CORE}}$ =1.5 V<br>$VOS[1:0] = 10$  | 16 MHz     | 640                | 970         |    |
|                 |                    | (16 MHz)   | Range 1,<br>$V_{\text{CORE}} = 1.8 V$<br>$VOS[1:0] = 01$ | 32 MHz     | 1600               | 2350        |    |
|                 |                    | MSI clock, 65 kHz  | Range 3,   | 65 kHz     | 19                 | 60          |    |
|                 |                    | MSI clock, 524 kHz   | $V_{\text{CORE}} = 1.2 V$                                | 524 kHz    | 33                 | 90          |    |
| l <sub>DD</sub> |                    | MSI clock, 4.2 MHz   | $VOS[1:0] = 11$  | 4.2 MHz    | 145                | 210         |    |
| (Sleep)         |                    | $f_{HSE}$ = $f_{HCLK}$ up to<br>16 MHz included,<br>$f_{HSE} = f_{HCLK}/2$<br>above 16 MHz (PLL<br>$ON)^{(2)}$ | Range 3,<br>$V_{\text{CORE}} = 1.2 V$                    | 1 MHz      | 60.5               | 145         |    |
|                 |                    |  |  | 2 MHz      | 89.5               | 225         |    |
|                 |                    |  | $VOS[1:0] = 11$  | 4 MHz      | 150                | 360         |    |
|                 |                    |  | Range 2,<br>$V_{\text{CORE}} = 1.5 V$<br>$VOS[1:0] = 10$ | 4 MHz      | 180                | 370         |    |
|                 |                    |  |  | 8 MHz      | 320                | 490         |    |
|                 |                    |  |  | 16 MHz     | 605                | 895         |    |
|                 | Supply             |  | Range 1,   | 8 MHz      | 380                | 565         |    |
|                 | current in         |  | $V_{\text{CORE}} = 1.8 V$                                | 16 MHz     | 695                | 1070        |    |
|                 | Sleep              |  | $VOS[1:0] = 01$  | 32 MHz     | 1600               | 2200        | μA |
|                 | mode,<br>Flash ON  | HSI clock source<br>(16 MHz)   | Range 2,<br>$V_{\text{CORE}}$ =1.5 V<br>$VOS[1:0] = 10$  | 16 MHz     | 650                | 970         |    |
|                 |                    |  | Range 1,<br>$V_{\text{CORE}} = 1.8 V$<br>$VOS[1:0] = 01$ | 32 MHz     | 1600               | 2320        |    |
|                 |                    | MSI clock, 65 kHz  | Range 3,   | 65 kHz     | 29.5               | 65          |    |
|                 |                    | MSI clock, 524 kHz   | $V_{\text{CORE}} = 1.2V$                                 | 524 kHz    | 44                 | 80          |    |
|                 |                    | MSI clock, 4.2 MHz   | $VOS[1:0] = 11$  | 4.2 MHz    | 155                | 220         |    |

**Table 20. Current consumption in Sleep mode** 

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register)

3. Guaranteed by test in production.



| Symbol                           | <b>Parameter</b>  |  | <b>Conditions</b>                        |                         | <b>Typ</b> | Max <sup>(1)</sup> | <b>Unit</b> |
|----------------------------------|---|--|--|-------------------------|------------|--------------------|-------------|
|                                  |   |  |  | $T_A$ = -40 °C to 25 °C | 10.9       | $12 \overline{ }$  |             |
|                                  |   |  | MSI clock, 65 kHz<br>$f_{HCLK}$ = 32 kHz | $T_A = 85 °C$           | 16.5       | 23                 |             |
|                                  |   |  |  | $T_A$ = 105 °C          | 26         | 47                 |             |
|                                  |   | All peripherals<br>OFF, code   |  | $T_A$ = -40 °C to 25 °C | 15         | 16                 |             |
|                                  |   | executed from<br>RAM, Flash  | MSI clock, 65 kHz<br>$f_{HCLK}$ = 65 kHz | $T_A = 85 °C$           | 22         | 29                 |             |
|                                  |   | switched OFF,  |  | $T_A$ = 105 °C          | 32         | 51                 |             |
| l <sub>DD</sub><br>(LP Run)      |   | $V_{DD}$ from<br>1.65 V to 3.6 V   |  | $T_A$ = -40 °C to 25 °C | 29         | 37                 |             |
|                                  |   |  | MSI clock, 131 kHz $T_A$ = 55 °C         |                         | 32.5       | 40                 |             |
|                                  | Supply<br>current in<br>Low-power<br>run mode             |  | $f_{HCLK}$ = 131 kHz                     | $T_A = 85 °C$           | 35.5       | 54                 |             |
|                                  |   |  |  | $T_A$ = 105 °C          | 45         | 65                 |             |
|                                  |   | All peripherals<br>OFF, code<br>executed from<br>Flash, $V_{DD}$ from<br>1.65 V to 3.6 V | MSI clock, 65 kHz<br>$f_{HCLK}$ = 32 kHz | $T_A$ = -40 °C to 25 °C | 23         | 24                 |             |
|                                  |   |  |  | $T_A = 85 °C$           | 31         | 34                 | μA          |
|                                  |   |  |  | $T_A$ = 105 °C          | 42.5       | 56                 |             |
|                                  |   |  | MSI clock, 65 kHz<br>$f_{HCLK}$ = 65 kHz | $T_A$ = -40 °C to 25 °C | 29         | 31                 |             |
|                                  |   |  |  | $T_A = 85 °C$           | 38         | 41                 |             |
|                                  |   |  |  | $T_A$ = 105 °C          | 49         | 63                 |             |
|                                  |   |  |  | $T_A$ = -40 °C to 25 °C | 46         | 55                 |             |
|                                  |   |  | MSI clock, 131 kHz $T_A$ = 55 °C         |                         | 48         | 59                 |             |
|                                  |   |  | $f_{HCLK}$ = 131 kHz                     | $T_A = 85 °C$           | 53.5       | 72                 |             |
|                                  |   |  |  | $T_A = 105 °C$          | 64.8       | 84                 |             |
| $I_{DD}$ Max<br>$(LP Run)^{(2)}$ | <b>Max allowed</b><br>current in<br>Low-power<br>run mode | $V_{DD}$ from<br>1.65 V to 3.6 V   |  |                         |            | 200                |             |

**Table 21. Current consumption in Low-power run mode** 

1. Guaranteed by characterization results, unless otherwise specified.

2. This limitation is related to the consumption of the CPU core and the peripherals that are powered by the regulator. Consumption of the I/Os is not included in this limitation.



| Symbol                            | <b>Parameter</b>   |   | <b>Conditions</b>                                       |                         | <b>Typ</b> | Max<br>(1) | Unit |
|-----------------------------------|--|---|---|-------------------------|------------|------------|------|
|                                   |  |   | MSI clock, 65 kHz<br>$f_{HCLK}$ = 32 kHz<br>Flash OFF   | $T_A = -40$ °C to 25 °C | 5.5        |            |      |
|                                   |  |   | MSI clock, 65 kHz                                       | $T_A$ = -40 °C to 25 °C | 15         | 16         |      |
|                                   |  |   | $f_{HCLK}$ = 32 kHz                                     | $T_A = 85 °C$           | 20         | 23         |      |
|                                   |  | All   | Flash ON  | $T_A = 105 °C$          | 24         | 26         |      |
|                                   |  | peripherals<br>OFF, V <sub>DD</sub>   | MSI clock, 65 kHz                                       | $T_A$ = -40 °C to 25 °C | 15         | 16         |      |
|                                   |  | from 1.65 V<br>to $3.6V$  | $f_{HCLK}$ = 65 kHz,                                    | $T_A = 85 °C$           | 20.5       | 23         |      |
| $I_{DD}$ (LP<br>Sleep)            |  |   | Flash ON  | $T_A$ = 105 °C          | 25.4       | 27         |      |
|                                   | Supply<br>current in<br>Low-power<br>sleep<br>mode         |   | MSI clock, 131 kHz<br>$f_{HCLK}$ = 131 kHz,<br>Flash ON | $T_A$ = -40 °C to 25 °C | 18         | 20         | μA   |
|                                   |  |   |   | $T_A = 55 °C$           | 21         | 22         |      |
|                                   |  |   |   | $T_A = 85 °C$           | 23         | 27         |      |
|                                   |  |   |   | $T_A$ = 105 °C          | 28         | 31         |      |
|                                   |  | TIM9 and<br>USART1<br>enabled,<br>Flash ON,<br>$V_{DD}$ from<br>1.65 V to<br>3.6V | MSI clock, 65 kHz<br>$f_{HCLK}$ = 32 kHz                | $T_A$ = -40 °C to 25 °C | 15         | 16         |      |
|                                   |  |   |   | $T_A = 85 °C$           | 20         | 22         |      |
|                                   |  |   |   | $T_A = 105 °C$          | 24         | 26         |      |
|                                   |  |   | MSI clock, 65 kHz<br>$f_{HCLK}$ = 65 kHz                | $T_A$ = -40 °C to 25 °C | 15         | 16         |      |
|                                   |  |   |   | $T_A = 85 °C$           | 20.5       | 23         |      |
|                                   |  |   |   | $T_A = 105 °C$          | 25.4       | 27         |      |
|                                   |  |   |   | $T_A$ = -40 °C to 25 °C | 18         | 20         |      |
|                                   |  |   | MSI clock, 131 kHz $T_A$ = 55 °C                        |                         | 21         | 22         |      |
|                                   |  |   | $f_{HCLK}$ = 131 kHz                                    | $T_A = 85 °C$           | 23         | 27         |      |
|                                   |  |   |   | $T_A = 105 °C$          | 28         | 30         |      |
| I <sub>DD</sub> Max<br>(LP Sleep) | Max<br>allowed<br>current in<br>Low-power<br>Sleep<br>mode | $V_{DD}$ from<br>1.65 V to<br>3.6V  |   |                         |            | 200        |      |

**Table 22. Current consumption in Low-power sleep mode** 

1. Guaranteed by characterization results, unless otherwise specified.





# **Table 23. Typical and maximum current consumptions in Stop mode**



| Symbol                     | <b>Parameter</b>  | <b>Conditions</b>   |                              |             | Max<br>(1)(2) | <b>Unit</b> |
|----------------------------|---|---|------------------------------|-------------|---------------|-------------|
| $I_{DD}$ (Stop)            | Supply current in<br>Stop mode (<br>RTC disabled)                                 | Regulator in LP mode, HSI and HSE<br>OFF, independent watchdog and LSI<br>enabled | $T_A$ = -40°C to 25°C        | 2.2<br>1.80 |               |             |
|                            |   |   | $T_A$ = -40°C to 25°C        | 0.434       | 1             | μA          |
|                            |   | Regulator in LP mode, LSI, HSI and<br>HSE OFF (no independent watchdog)           | $T_A = 55^{\circ}$ C         | 0.735       | 3             |             |
|                            |   |   | $T_A = 85^{\circ}$ C         | 2.350       | 9             |             |
|                            |   |   | $T_A = 105$ °C               | 6.84        | $22^{(6)}$    |             |
| RMS (root mean             |   | $MSI = 4.2 MHz$   |                              | 2           |               |             |
| $I_{DD}$ (WU<br>from Stop) | square) supply<br>current during<br>wakeup time<br>when exiting<br>from Stop mode | $MSI = 1.05 MHz$  | $V_{DD}$ = 3.0 V             | 1.45        |               |             |
|                            |   | $MSI = 65 kHz(7)$   | $T_{\Delta}$ = -40°C to 25°C | 1.45        |               | mA          |

**Table 23. Typical and maximum current consumptions in Stop mode (continued)**

1. The typical values are given for  $V_{DD} = 3.0 V$  and max values are given for  $V_{DD} = 3.6 V$ , unless otherwise specified.

2. Guaranteed by characterization results, unless otherwise specified.

3. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected.

4. LCD enabled with external VLCD, 1/8 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.

5. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

6. Guaranteed by test in production.

7. When MSI = 64 kHz, the RMS current is measured over the first 15 µs following the wakeup event. For the remaining time of the wakeup period, the current is similar to the Run mode current.







1. The typical values are given for  $V_{DD} = 3.0$  V and max values are given for  $V_{DD} = 3.6$  V, unless otherwise specified.

2. Guaranteed by characterization results, unless otherwise specified.

3. Guaranteed by test in production.

4. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

# **On-chip peripheral current consumption**

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
	- with all peripherals clocked off
	- with only one peripheral clocked on





|                  |                    | Typical consumption, $V_{DD}$ = 3.0 V, T <sub>A</sub> = 25 °C |  |  |                            |                        |  |
|------------------|--------------------|---|--|--|----------------------------|------------------------|--|
| Peripheral       |                    | Range 1,<br>$V_{CORE}$ =<br>1.8V<br>$VOS[1:0] = 01$           | Range 2,<br>$V_{\text{CORE}} =$<br>1.5V<br>$VOS[1:0] = 10$ | Range 3,<br>$V_{\text{CORE}} =$<br>1.2V<br>$VOS[1:0] = 11$ | Low-power<br>sleep and run | Unit                   |  |
|                  | TIM2               | 11.3  | 9.0  | 7.3  | 9.0                        |                        |  |
|                  | TIM <sub>3</sub>   | 11.4  | 9.1  | 7.1  | 9.1                        |                        |  |
|                  | TIM4               | 11.3  | 9.0  | 7.3  | 9.0                        |                        |  |
|                  | TIM6               | 3.9   | 3.1  | 2.5  | 3.1                        |                        |  |
|                  | TIM7               | 4.2   | 3.3  | 2.6  | 3.3                        |                        |  |
|                  | <b>LCD</b>         | 4.7   | 3.6  | 2.9  | 3.6                        |                        |  |
|                  | <b>WWDG</b>        | 3.7   | 2.9  | 2.4  | 2.9                        |                        |  |
|                  | SPI <sub>2</sub>   | 5.9   | 4.8  | 3.9  | 4.8                        |                        |  |
| APB1             | USART2             | 8.1   | 6.6  | 5.1  | 6.6                        | µA/MHz<br>$(f_{HCLK})$ |  |
|                  | USART3             | 7.9   | 6.4  | 5.0  | 6.4                        |                        |  |
|                  | I2C1               | 7.8   | 6.1  | 4.9  | 6.1                        |                        |  |
|                  | I2C2               | 7.2   | 5.7  | 4.6  | 5.7                        |                        |  |
|                  | <b>USB</b>         | 12.7  | 10.3   | 8.1  | 10.3                       |                        |  |
|                  | <b>PWR</b>         | 3.1   | 2.4  | 2.0  | 2.4                        |                        |  |
|                  | <b>DAC</b>         | 6.6   | 5.3  | 4.3  | 5.3                        |                        |  |
|                  | COMP               | 5.3   | 4.3  | 3.4  | 4.3                        |                        |  |
|                  | SYSCFG & RI        | 2.2   | 1.9  | 1.6  | 1.9                        |                        |  |
|                  | TIM9               | 9.1   | 7.3  | 5.9  | 7.3                        |                        |  |
|                  | <b>TIM10</b>       | 6.0   | 4.9  | 3.9  | 4.9                        |                        |  |
| APB <sub>2</sub> | <b>TIM11</b>       | 5.8   | 4.6  | 3.8  | 4.6                        |                        |  |
|                  | ADC <sup>(2)</sup> | 8.7   | 7.0  | 5.6  | 7.0                        |                        |  |
|                  | SPI1               | 4.4   | 3.4  | 2.8  | 3.4                        |                        |  |
|                  | USART1             | 8.1   | 6.5  | 5.2  | 6.5                        |                        |  |
|                  | <b>GPIOA</b>       | 4.4   | 3.5  | 2.9  | 3.5                        |                        |  |
|                  | <b>GPIOB</b>       | 4.4   | 3.5  | 2.9  | 3.5                        | µA/MHz                 |  |
|                  | <b>GPIOC</b>       | 3.7   | 3.0  | 2.5  | 3.0                        | $(f_{HCLK})$           |  |
|                  | <b>GPIOD</b>       | 3.6   | 2.8  | 2.4  | 2.8                        |                        |  |
|                  | <b>GPIOE</b>       | 4.7   | 3.8  | 3.1  | 3.8                        |                        |  |
| AHB              | <b>GPIOH</b>       | 3.7   | 2.9  | 2.4  | 2.9                        |                        |  |
|                  | CRC                | 0.6   | 0.4  | 0.4  | 0.4                        |                        |  |
|                  | <b>FLASH</b>       | 12.2  | 10.2   | 7.8  | (3)                        |                        |  |
|                  | DMA1               | 12.4  | 10.1   | 8.2  | 10.1                       |                        |  |
| All enabled      |                    | 160   | 135  | 103  | 124.8                      |                        |  |

**Table 25. Peripheral current consumption(1)**





### **Table 25. Peripheral current consumption(1) (continued)**

1. Data based on differential  $I_{DD}$  measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions:  $f_{HCLK}$  = 32 MHz (Range 1),  $f_{HCLK}$  = 16 MHz (Range 2),  $f_{HCLK}$  = 4 MHz (R

2. HSI oscillator is OFF for this measure.

- 3. In low-power sleep and run mode, the Flash memory must always be in power-down mode.
- 4. Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).
- 5. Data based on a differential loo measurement between DAC in reset configuration and continuous DAC conversion of Voo/2. DAC is in buffered mode, output is left floating.
- 6. Including supply current of internal reference voltage.

# **6.3.5 Wakeup time from Low-power mode**

The wakeup times given in the following table are measured with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Stop mode
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *[Table](#page-55-1) 14*.



| Symbol                  | <b>Parameter</b>   | <b>Conditions</b>   | <b>Typ</b> | Max <sup>(1)</sup> | <b>Unit</b> |
|-------------------------|--|---|------------|--------------------|-------------|
| t <sub>WUSLEEP</sub>    | Wakeup from Sleep mode                                   | $f_{HCLK}$ = 32 MHz                                       | 0.4        |                    |             |
| t <sub>WUSLEEP LP</sub> | Wakeup from Low-power<br>sleep mode                      | $f_{HCLK}$ = 262 kHz<br>Flash enabled                     | 46         |                    |             |
|                         | $f_{HCLK}$ = 262 kHz                                     | $f_{HCLK}$ = 262 kHz<br>Flash switched OFF                | 46         |                    |             |
|                         | Wakeup from Stop mode,<br>regulator in Run mode          | $f_{HCLK}$ = $f_{MSI}$ = 4.2 MHz                          | 8.2        |                    |             |
|                         |  | $f_{HCLK}$ = $f_{MSI}$ = 4.2 MHz<br>Voltage Range 1 and 2 | 7.7        | 8.9                |             |
|                         | Wakeup from Stop mode,<br>regulator in low-power<br>mode | $f_{HCLK}$ = $f_{MSI}$ = 4.2 MHz<br>Voltage Range 3       | 8.2        | 13.1               | μs          |
| t <sub>WUSTOP</sub>     |  | $f_{HCLK}$ = $f_{MSI}$ = 2.1 MHz                          | 10.2       | 13.4               |             |
|                         |  | $f_{HCLK}$ = $f_{MSI}$ = 1.05 MHz                         | 16         | 20                 |             |
|                         |  | $f_{HCLK}$ = $f_{MSI}$ = 524 kHz                          | 31         | 37                 |             |
|                         |  | $f_{HCLK}$ = $f_{MSI}$ = 262 kHz                          | 57         | 66                 |             |
|                         |  | $f_{HCLK}$ = $f_{MSI}$ = 131 kHz                          | 112        | 123                |             |
|                         |  | $f_{HCLK}$ = MSI = 65 kHz                                 | 221        | 236                |             |
|                         | Wakeup from Standby<br>mode<br>$FWU$ bit = 1             | $f_{HCLK}$ = MSI = 2.1 MHz                                | 58         | 104                |             |
| twustdby                | Wakeup from Standby<br>mode<br>$FWU$ bit = 0             | $f_{HCLK}$ = MSI = 2.1 MHz                                | 2.6        | 3.25               | ms          |

**Table 26. Low-power mode wakeup timings** 

1. Guaranteed by characterization results, unless otherwise specified



# **6.3.6 External clock source characteristics**

### **High-speed external user clock generated from an external source**

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *[Section](#page-83-0) 6.3.13*. However, the recommended clock input waveform is shown in *[Figure](#page-71-1) 15*.

<span id="page-71-0"></span>

| Symbol                           | <b>Parameter</b>                    | <b>Conditions</b>           | <b>Min</b>  | Typ | Max         | Unit |
|----------------------------------|-------------------------------------|-----------------------------|-------------|-----|-------------|------|
| $\mathsf{f}_{\mathsf{HSE\_ext}}$ | User external clock source          | CSS is on or<br>PLL is used | 1           |     | 32          | MHz  |
|                                  | frequency                           | CSS is off, PLL<br>not used | 0           | 8   |             |      |
| $V_{HSEH}$                       | OSC IN input pin high level voltage |                             | $0.7V_{DD}$ |     | $V_{DD}$    |      |
| V <sub>HSEL</sub>                | OSC IN input pin low level voltage  |                             | $V_{SS}$    |     | $0.3V_{DD}$ |      |
| $t_{w(HSEH)}$<br>$t_{w(HSEL)}$   | OSC IN high or low time             |                             | 12          |     |             | ns   |
| $t_{r(HSE)}$<br>$t_{f(HSE)}$     | OSC IN rise or fall time            |                             |             |     | 20          |      |
| $C_{in(HSE)}$                    | OSC IN input capacitance            |                             |             | 2.6 |             | pF   |

**Table 27. High-speed external user clock characteristics(1)**

1. Guaranteed by design.

<span id="page-71-1"></span>




#### **Low-speed external user clock generated from an external source**

The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in *[Table](#page-55-0) 14*.





1. Guaranteed by design.



#### **Figure 16. Low-speed external clock source AC timing diagram**

#### **High-speed external clock generated from a crystal/ceramic resonator**

The high-speed external (HSE) clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *[Table](#page-72-0) 29*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



<span id="page-72-0"></span>



| Symbol               | <b>Parameter</b>   | <b>Conditions</b>  | Min | <b>Typ</b> | Max                                | <b>Unit</b> |
|----------------------|--|--|-----|------------|------------------------------------|-------------|
| C                    | Recommended load<br>capacitance versus<br>equivalent serial resistance<br>of the crystal $(RS)(3)$ | $R_S = 30 \Omega$  |     | 20         |                                    | pF          |
| <b>I</b> HSE         | HSE driving current  | $V_{DD}$ = 3.3 V, V <sub>IN</sub> = V <sub>SS</sub><br>with 30 pF load |     |            | 3                                  | mA          |
|                      | HSE oscillator power<br>consumption  | $C = 20 pF$<br>$f_{\rm OSC}$ = 16 MHz                                  |     |            | 2.5 (startup)<br>0.7 (stabilized)  | mA          |
| $I_{DD(HSE)}$        |  | $C = 10 pF$<br>$f_{\text{OSC}}$ = 16 MHz                               |     |            | 2.5 (startup)<br>0.46 (stabilized) |             |
| $g_m$                | Oscillator transconductance  | Startup  | 3.5 |            |                                    | mA<br>N     |
| $t_{\text{SU(HSE)}}$ | Startup time   | $V_{DD}$ is stabilized   |     | 1          |                                    | ms          |

**Table 29. HSE oscillator characteristics(1)(2) (continued)**

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Guaranteed by characterization results.

3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a<br>humid environment, due to the induced leakage and the bias condition change. However, it is<br>recommended to take

4.  $t_{\text{SU(HSE)}}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure](#page-74-0) 17). C<sub>L1</sub> and C<sub>L2</sub> are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{1,1}$  and  $C_{1,2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.



<span id="page-74-0"></span>

**Figure 17. HSE oscillator circuit diagram**

#### **Low-speed external clock generated from a crystal/ceramic resonator**

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *[Table](#page-55-0) 14*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| Symbol                     | <b>Parameter</b>  | <b>Conditions</b>                                   | Min                      | <b>Typ</b> | Max | Unit |
|----------------------------|---|---|--------------------------|------------|-----|------|
| $f_{LSE}$                  | Low speed external oscillator<br>frequency  |   |                          | 32.768     |     | kHz  |
| $R_F$                      | Feedback resistor   |   |                          | 1.2        |     | ΜΩ   |
| $C^{(2)}$                  | Recommended load capacitance<br>versus equivalent serial<br>resistance of the crystal $(RS)(3)$ | $R_s$ = 30 k $\Omega$                               |                          | 8          |     | pF   |
| <b>ILSE</b>                | LSE driving current   | $V_{DD}$ = 3.3 V, V <sub>IN</sub> = V <sub>SS</sub> | $\overline{\phantom{a}}$ |            | 1.1 | μA   |
|                            |   | $V_{DD}$ = 1.8 V                                    |                          | 450        |     |      |
| <b>I</b> DD (LSE)          | <b>LSE</b> oscillator current<br>consumption  | $V_{DD}$ = 3.0 V                                    |                          | 600        |     | nA   |
|                            |   | $V_{DD} = 3.6V$                                     |                          | 750        |     |      |
| $g_m$                      | Oscillator transconductance   |   | 3                        |            |     | µA/V |
| $t_{\text{SU(LSE)}}^{(4)}$ | Startup time  | $V_{DD}$ is stabilized                              |                          | 1          |     | s    |

Table 30. LSE oscillator characteristics ( $f_{LSE}$  = 32.768 kHz)<sup>(1)</sup>

1. Guaranteed by characterization results.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R<sub>S</sub> value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details.

4.  $t_{\text{SUL(1)}}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary signific



- *Note: For CL1 and CL2, it is recommended to use high-quality ceramic capacitors in the 5 pF to*  15 pF range selected to match the requirements of the crystal or resonator (see [Figure](#page-75-0) 18). *CL1 and CL2, are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of CL1 and CL2. Load capacitance CL has the following formula: CL = CL1 x CL2 / (CL1 + CL2) + Cstray where Cstray is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.*
- **Caution:** To avoid exceeding the maximum value of CL1 and CL2 (15 pF) it is strongly recommended to use a resonator with a load capacitance CL  $\leq$  7 pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if the user chooses a resonator with a load capacitance of  $CL = 6$  pF and Cstray =  $2$  pF, then CL1 = CL2 =  $8$  pF.

<span id="page-75-0"></span>





## **6.3.7 Internal clock source characteristics**

The parameters given in the following table are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *[Table](#page-55-0) 14*.

### **High-speed internal (HSI) RC oscillator**





1. The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

2. Guaranteed by characterization results.

3. Guaranteed by test in production.

## **Low-speed internal (LSI) RC oscillator**





1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.



## **Multi-speed internal (MSI) RC oscillator**



## **Table 33. MSI oscillator characteristics**



**ST** 

| Symbol                       | <b>Parameter</b>                   | $1$ , $\sim$ , $\sim$ , $\sim$ , $\sim$ , $\sim$ , $\sim$<br><b>Condition</b> | <b>Typ</b> | Max | Unit       |
|------------------------------|------------------------------------|---|------------|-----|------------|
|                              |                                    | MSI range 0   |            | 40  |            |
|                              |                                    | MSI range 1   |            | 20  |            |
| $t_{\text{STAB(MSI)}}^{(2)}$ |                                    | MSI range 2   |            | 10  |            |
|                              |                                    | MSI range 3   |            | 4   |            |
|                              | MSI oscillator stabilization time  | MSI range 4   |            | 2.5 | μs         |
|                              |                                    | MSI range 5   |            | 2   |            |
|                              |                                    | MSI range 6,<br>Voltage range 1<br>and 2                                      |            | 2   |            |
|                              |                                    | MSI range 3,<br>Voltage Range 3   |            | 3   |            |
|                              | MSI oscillator frequency overshoot | Any range to<br>range 5   |            | 4   | <b>MHz</b> |
| f <sub>OVER(MSI)</sub>       |                                    | Any range to<br>range 6   |            | 6   |            |

**Table 33. MSI oscillator characteristics (continued)**

1. This is a deviation for an individual part, once the initial frequency has been measured.

<span id="page-78-0"></span>2. Guaranteed by characterization results.

## **6.3.8 PLL characteristics**

The parameters given in *[Table](#page-78-1) 34* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *[Table](#page-55-0) 14*.



<span id="page-78-1"></span>

1. Guaranteed by characterization results.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by  $f_{\text{PLL\_OUT}}$ .



## **6.3.9 Memory characteristics**

The characteristics are given at  $T_A$  = -40 to 105 °C unless otherwise specified.

#### **RAM memory**





1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

#### **Flash memory and data EEPROM**



#### **Table 36. Flash memory and data EEPROM characteristics**

1. Guaranteed by design.

#### **Table 37. Flash memory, data EEPROM endurance and data retention**



1. Guaranteed by characterization results.

2. Characterization is done according to JEDEC JESD22-A117.

80/130 DocID024330 Rev 5



## **6.3.10 EMC characteristics**

Susceptibility tests are performed on a sample basis during the device characterization.

#### **Functional EMS (electromagnetic susceptibility)**

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to  $V_{DD}$  and  $V_{SS}$  through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *[Table](#page-80-0) 38*. They are based on the EMS levels and classes defined in application note AN1709.

<span id="page-80-0"></span>

#### **Table 38. EMS characteristics**

#### **Designing hardened software to avoid noise problems**

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

#### Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

| Symbol    |                  |                                       |                                    | Max vs. frequency range     |                              |                                     |      |  |
|-----------|------------------|---------------------------------------|------------------------------------|-----------------------------|------------------------------|-------------------------------------|------|--|
|           | <b>Parameter</b> | <b>Conditions</b>                     | <b>Monitored</b><br>frequency band | 4 MHz<br>voltage<br>Range 3 | 16 MHz<br>voltage<br>Range 2 | <b>32 MHz</b><br>voltage<br>Range 1 | Unit |  |
|           | Peak level       | $V_{DD} = 3.3 V,$                     | 0.1 to 30 MHz                      | -16                         | -7                           | -3                                  |      |  |
|           |                  | $T_A = 25 °C$ ,                       | 30 to 130 MHz                      | $-12$                       | 2                            | 12                                  | dBµV |  |
| $S_{EMI}$ |                  | LQFP100 package<br>compliant with IEC | 130 MHz to 1GHz                    | $-11$                       | $\Omega$                     | 8                                   |      |  |
|           |                  | 61967-2                               | <b>SAE EMI Level</b>               |                             | 1.5                          | $\overline{2}$                      |      |  |

**Table 39. EMI characteristics** 

## **6.3.11 Electrical sensitivity characteristics**

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### **Electrostatic discharge (ESD)**

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device  $(3 \text{ parts} \times (n+1) \text{ supply pins})$ . This test conforms to the JESD22-A114, ANSI/ESD STM5.3.1 standard.



#### **Table 40. ESD absolute maximum ratings**

1. Guaranteed by characterization results.





#### **Static latch-up**

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.





## <span id="page-82-2"></span>**6.3.12 I/O current injection characteristics**

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### **Functional susceptibility to I/O current injection**

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of –5 µA/+0 µA range), or other functional failure (for example reset occurrence, oscillator frequency deviation, LCD levels).

The test results are given in *[Table](#page-82-1) 42*.

<span id="page-82-1"></span>

|           |  | <b>Functional susceptibility</b> |                              |      |
|-----------|--|----------------------------------|------------------------------|------|
| Symbol    | <b>Description</b>                             | <b>Negative</b><br>injection     | <b>Positive</b><br>injection | Unit |
|           | Injected current on all 5 V tolerant (FT) pins | -5                               | NA <sup>(1)</sup>            |      |
| $I_{INJ}$ | Injected current on BOOT0                      | -0                               | NA <sup>(1)</sup>            | mA   |
|           | Injected current on any other pin              | -5                               | $+5$                         |      |

**Table 42. I/O current injection susceptibility** 

<span id="page-82-0"></span>1. Injection is not possible.

*Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.*



## <span id="page-83-1"></span>**6.3.13 I/O port characteristics**

#### **General input/output characteristics**

Unless otherwise specified, the parameters given in *[Table](#page-83-0) 43* are derived from tests performed under conditions summarized in *[Table](#page-55-0) 14*. All I/Os are CMOS and TTL compliant.

<span id="page-83-0"></span>



1. Guaranteed by test in production.

2. Guaranteed by design.

3. With a minimum of 200 mV.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).



#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to ±8 mA, and sink or source up to  $\pm 20$  mA (with the non-standard  $V_{\text{OL}}V_{\text{OH}}$  specifications given in *[Table](#page-84-1) 44*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *[Section](#page-54-1) 6.2*:

- The sum of the currents sourced by all the I/Os on  $V_{DD}$  plus the maximum Run consumption of the MCU sourced on  $V_{DD}$  cannot exceed the absolute maximum rating ΣIVDD (see *[Table 12](#page-54-0)*).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on  $V_{SS}$  cannot exceed the absolute maximum rating ΣIVSS (see *[Table 12](#page-54-0)*).

#### **Output voltage levels**

Unless otherwise specified, the parameters given in *[Table](#page-84-1) 44* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *[Table](#page-55-0) 14*. All I/Os are CMOS and TTL compliant.

<span id="page-84-1"></span>

#### **Table 44. Output voltage characteristics**

1. The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *[Table 12](#page-54-0)* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. Guaranteed by test in production.

3. The I<sub>IO</sub> current sourced by the device must always respect the absolute maximum rating specified in *[Table 12](#page-54-0)* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>.

<span id="page-84-0"></span>4. Guaranteed by characterization results.



#### **Input/output AC characteristics**

The definition and values of input/output AC characteristics are given in *[Figure](#page-86-0) 19* and *[Table](#page-85-0) 45*, respectively.

Unless otherwise specified, the parameters given in *[Table](#page-85-0) 45* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *[Table](#page-55-0) 14*.

<span id="page-85-0"></span>

| <b>OSPEEDRx</b><br>$[1:0]$ bit<br>value <sup>(1)</sup> | Symbol                         | <b>Parameter</b>   | <b>Conditions</b>                         | Min            | Max <sup>(2)</sup> | <b>Unit</b> |  |
|--|--------------------------------|--|---|----------------|--------------------|-------------|--|
|  |                                | Maximum frequency <sup>(3)</sup>   | $C_L$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V  | $\overline{a}$ | 400                | kHz         |  |
| 00   | $f_{\text{max(IO)}$ out        |  | $C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V |                | 400                |             |  |
|  | $t_{f(IO)$ out                 | Output rise and fall time  | $C_L$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V  |                | 625                | ns          |  |
|  | $t_{r(IO)$ out                 |  | $C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V |                | 625                |             |  |
|  |                                | Maximum frequency <sup>(3)</sup>   | $C_1$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V  |                | $\overline{2}$     |             |  |
| 01   | $f_{\text{max(IO)}$ out        |  | $C_1$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V |                | 1                  | <b>MHz</b>  |  |
|  | $t_{f(IO)$ out                 | Output rise and fall time  | $C_L$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V  |                | 125                | ns          |  |
|  | $t_{r(IO)$ out                 |  | $C_1$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V |                | 250                |             |  |
|  |                                | Maximum frequency <sup>(3)</sup>   | $C_L$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V  |                | 10                 | <b>MHz</b>  |  |
| 10   | $F_{\text{max(IO)}\text{out}}$ |  | $C_1$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V |                | 2                  |             |  |
|  | $t_{f(IO)$ out                 | Output rise and fall time  | $C_L$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V  |                | 25                 |             |  |
|  | $t_{r(IO)$ out                 |  | $C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V |                | 125                | ns          |  |
|  |                                | Maximum frequency <sup>(3)</sup>   | $C_L$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V  |                | 50                 | <b>MHz</b>  |  |
| 11   | $F_{\text{max(IO)}\text{out}}$ |  | $C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V |                | 8                  |             |  |
|  | $t_{f(IO)$ out                 | Output rise and fall time  | $C_L$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V  |                | 5                  |             |  |
|  | $t_{r(IO)$ out                 |  | $C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V |                | 30                 |             |  |
|  | t <sub>EXTIpw</sub>            | Pulse width of external<br>signals detected by the<br><b>EXTI</b> controller |   | 8              |                    | ns          |  |

**Table 45. I/O AC characteristics(1)**

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. The maximum frequency is defined in *[Figure 19](#page-86-0)*.

<span id="page-86-0"></span>



## **6.3.14 NRST pin characteristics**

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, RPU (see *[Table](#page-86-1) 46*).

Unless otherwise specified, the parameters given in *[Table](#page-86-1) 46* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *[Table](#page-55-0) 14*.

<span id="page-86-1"></span>

#### **Table 46. NRST pin characteristics**

1. Guaranteed by design.

2. 200 mV minimum value.

3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.





**Figure 20. Recommended NRST pin protection** 

1. The reset network protects the device against parasitic resets. 0.1 uF capacitor must be placed as close as possible to the chip.

2. The user must ensure that the level on the NRST pin can go below the  $V_{\text{IL(NRST)}}$  max level specified in *[Table 46](#page-86-1)*. Otherwise the reset will not be taken into account by the device.

### **6.3.15 TIM timer characteristics**

The parameters given in *[Table](#page-87-0) 47* are guaranteed by design.

Refer to *Section [6.3.13: I/O port characteristics](#page-83-1)* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

<span id="page-87-0"></span>

| Symbol                 | <b>Parameter</b>  | <b>Conditions</b>             | Min      | Max                  | Unit                              |
|------------------------|---|-------------------------------|----------|----------------------|-----------------------------------|
|                        | Timer resolution time   |                               | 1        |                      | <sup>t</sup> TIMxCLK              |
| $t_{res(TIM)}$         |   | $f_{\text{TIMxCLK}}$ = 32 MHz | 31.25    |                      | ns                                |
|                        | 0<br>$f_{\text{TIMxCLK}}/2$<br>Timer external clock                       |                               |          | <b>MHz</b>           |                                   |
| $f_{EXT}$              | frequency on CH1 to CH4   | $f_{\text{TIMxCLK}}$ = 32 MHz | $\Omega$ | 16                   | <b>MHz</b>                        |
| Res <sub>TIM</sub>     | Timer resolution  |                               |          | 16                   | bit                               |
|                        | 16-bit counter clock  |                               | 1        | 65536                | <sup>I</sup> TIM <sub>x</sub> CLK |
| <sup>t</sup> COUNTER   | period when internal clock<br>is selected (timer's<br>prescaler disabled) | $f_{\text{TIMxCLK}}$ = 32 MHz | 0.0312   | 2048                 | μs                                |
|                        | Maximum possible count  |                               |          | $65536 \times 65536$ | <sup>t</sup> TIMxCLK              |
| <sup>t</sup> MAX COUNT |   | $f_{\text{TIMxCLK}}$ = 32 MHz |          | 134.2                | s                                 |

**Table 47. TIMx(1) characteristics** 

1. TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.



## **6.3.16 Communication interfaces**

## **I 2 C interface characteristics**

The STM32L151x6/8/B-A and STM32L152x6/8/B-A product line <sup>12</sup>C interface meets the requirements of the standard  $I^2C$  communication protocol with the following restrictions: SDA and SCL are not "true" open-drain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DD}$  is disabled, but is still present.

The I<sup>2</sup> C characteristics are described in *[Table](#page-88-1) 48*. Refer also to *Section [6.3.12: I/O current](#page-82-2)  [injection characteristics](#page-82-2)* for more details on the input/output alternate function characteristics (SDA and SCL).

<span id="page-88-1"></span>



1. Guaranteed by design.

2.  $f_{PCLK1}$  must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I²C fast mode clock.

3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.

<span id="page-88-0"></span>4. The minimum width of the spikes filtered by the analog filter is above  $t_{SP(max)}$ .





**Figure 21. I2C bus AC waveforms and measurement circuit**

- 1.  $R_S$  = series protection resistors
- 2.  $R_P$  = pull-up resistors
- 3.  $V_{DD\_IZC} = I2C$  bus supply
- 4. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .



# Table 49. SCL frequency (f<sub>PCLK1</sub>= 32 MHz,  $V_{DD} = V_{DD_12C} = 3.3 V(1)(2)$

1.  $R_P$  = External pull-up resistance,  $f_{SCL} = I^2C$  speed.

2. For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm$ 5%. For other speed ranges, the tolerance on the achieved speed is  $\pm$ 2%. These variations depend on the accuracy of the external components use



#### **SPI characteristics**

Unless otherwise specified, the parameters given in the following table are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *[Table](#page-55-0) 14*.

Refer to *Section [6.3.12: I/O current injection characteristics](#page-82-2)* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).





1. The characteristics above are given for voltage Range 1.

<span id="page-90-0"></span>2. Guaranteed by characterization results.

3. The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.

4. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.











1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ 







1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

#### **USB characteristics**

The USB interface is USB-IF certified (full speed).





1. Guaranteed by design.



| Symbol                         | <b>Conditions</b><br><b>Parameter</b> |  | Min. <sup>(1)</sup> | Max. <sup>(1)</sup> | <b>Unit</b> |  |
|--------------------------------|---------------------------------------|--|---------------------|---------------------|-------------|--|
| <b>Input levels</b>            |                                       |  |                     |                     |             |  |
| $V_{DD}$                       | USB operating voltage $^{(2)}$        |  | 3.0                 | 3.6                 | v           |  |
| $V_{DI}^{(3)}$                 | Differential input sensitivity        | I(USB DP, USB DM)                                | 0.2                 |                     |             |  |
| V <sub>CM</sub> <sup>(3)</sup> | Differential common mode range        | Includes $V_{DI}$ range                          | 0.8                 | 2.5                 | V           |  |
| $V_{SE}$ <sup>(3)</sup>        | Single ended receiver threshold       |  | 1.3                 | 2.0                 |             |  |
| <b>Output levels</b>           |                                       |  |                     |                     |             |  |
| $V_{OL}$ <sup>(4)</sup>        | Static output level low               | R <sub>1</sub> of 1.5 kΩ to 3.6 V <sup>(5)</sup> |                     | 0.3                 | $\vee$      |  |
| $V_{OH}$ <sup>(4)</sup>        | Static output level high              | $R_L$ of 15 kΩ to $V_{SS}^{(5)}$                 | 2.8                 | 3.6                 |             |  |

**Table 52. USB DC electrical characteristics** 

1. All the voltages are measured from the local ground potential.

2. To be compliant with the USB 2.0 full speed electrical specification, the USB\_DP (D+) pin should be pulled up with a 1.5 kΩ resistor to a 3.0-to-3.6 V voltage range.

3. Guaranteed by characterization results.

<span id="page-93-0"></span>4. Guaranteed by test in production.

 $5.$  R<sub>L</sub> is the load connected on the USB drivers.

#### **Figure 25. USB timings: definition of data signal rise and fall time**



#### **Table 53. USB: full speed electrical characteristics**



1. Guaranteed by design.

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification section 7 (version 2.0).



## **6.3.17 12-bit ADC characteristics**

Unless otherwise specified, the parameters given in *[Table](#page-94-0) 55* are guaranteed by design.





#### **Table 55. ADC characteristics**

<span id="page-94-0"></span>



| <b>Symbol</b>     | <b>Parameter</b>                                   | <b>Conditions</b>  | <b>Min</b>   | <b>Typ</b>     | <b>Max</b> | <b>Unit</b>    |  |
|-------------------|--|--|--|----------------|------------|----------------|--|
|                   |  | Direct channels<br>2.4 V $\triangle V_{\text{DDA}}$ $\triangle$ 3.6 V      | 0.25   |                |            |                |  |
|                   |  | Multiplexed channels<br>2.4 V $\triangle V_{\text{DDA}}$ $\triangle$ 3.6 V | 0.56   |                |            |                |  |
| $t_{\rm S}$       | Sampling time <sup>(5)</sup>                       | Direct channels<br>1.8 V ≤V <sub>DDA</sub> ≤2.4 V                          | 0.56   |                |            | μs             |  |
|                   |  | Multiplexed channels<br>1.8 V ≤V <sub>DDA</sub> ≤2.4 V                     | 1  |                |            |                |  |
|                   |  |  | 4  |                | 384        | $1/f_{ADC}$    |  |
|                   |  | $f_{ADC}$ = 16 MHz   | 1  |                | 24.75      | μs             |  |
| $t_{CONV}$        | Total conversion time<br>(including sampling time) |  | 4 to 384 (sampling<br>phase) +12 (successive<br>approximation) | $1/f_{ADC}$    |            |                |  |
|                   | Internal sample and hold                           | Direct channels  |  | 16             |            | pF             |  |
| $C_{ADC}$         | capacitor  | Multiplexed channels   |  |                |            |                |  |
|                   | External trigger frequency                         | 12-bit conversions   |  | $\overline{a}$ | Tconv+1    | $1/f_{ADC}$    |  |
| f <sub>TRIG</sub> | Regular sequencer                                  | 6/8/10-bit conversions   |  |                | Tconv      | $1/f_{ADC}$    |  |
| $f_{TRIG}$        | External trigger frequency                         | 12-bit conversions   |  |                | Tconv+2    | $1/f_{ADC}$    |  |
|                   | Injected sequencer                                 | 6/8/10-bit conversions   |  | $\overline{a}$ | Tconv+1    | $1/f_{ADC}$    |  |
| $R_{AlN}$         | Signal source impedance <sup>(5)</sup>             |  |  |                | 50         | $\kappa\Omega$ |  |
|                   | Injection trigger conversion                       | $f_{ADC}$ = 16 MHz   | 219  | $\overline{a}$ | 281        | ns             |  |
| t <sub>lat</sub>  | latency  |  | 3.5  |                | 4.5        | $1/f_{ADC}$    |  |
|                   | Regular trigger conversion                         | $f_{ADC}$ = 16 MHz   | 156  | $\overline{a}$ | 219        | ns             |  |
| t <sub>latr</sub> | latency  |  | 2.5  |                | 3.5        | $1/f_{ADC}$    |  |
| $t_{\text{STAB}}$ | Power-up time                                      |  |  |                | 3.5        | μs             |  |

**Table 55. ADC characteristics (continued)**

1. The V<sub>REF+</sub> input can be grounded if neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).

2. The current consumption through  $V_{REF}$  is composed of two parameters:

- one constant (max 300 µA)

- one variable (max 400 µA), only during sampling time + 2 first conversion pulses.

So, peak consumption is 300+400 = 700 µA and average consumption is 300 + [(4 sampling + 2) /16] x 400 = 450 µA at 1Msps

3. V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to *[Section 4: Pin descriptions](#page-31-0)* for further details.

4.  $V_{SSA}$  or  $V_{REF}$  must be tied to ground.

<span id="page-95-0"></span>5. See *[Table 57: Maximum source impedance RAIN max](#page-98-0)* for R<sub>AIN</sub> limitations







**Table 56. ADC accuracy(1)(2)**

1. ADC DC accuracy values are measured after internal calibration.

2. ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this<br>significantly reduces the accuracy of the conversion being performed on another analog input. Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.<br>Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in *[Section 6.3.12](#page-82-2)* does not affect

<span id="page-96-0"></span>3. Guaranteed by characterization results.





#### **Figure 26. ADC accuracy characteristics**





- 1. Refer to *[Table 57: Maximum source impedance RAIN max](#page-98-0)* for the value of RAIN and *[Table 55: ADC](#page-94-0)  [characteristics](#page-94-0)* for the value of CADC
- 2.  $C_{\text{parasitic}}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f







## Table 57. Maximum source impedance R<sub>AIN</sub> max<sup>(1)</sup>

<span id="page-98-0"></span>

1. Guaranteed by design.

2. Number of samples calculated for **fADC = 16 MHz. F**or **fADC = 8 and 4 MHz the number of sampling cycles can be reduced with respect to the minimum sampling time Ts (us).**

## **General PCB design guidelines**

Power supply decoupling should be performed as shown in *[Figure](#page-52-0) 12*, depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 100 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.



## **6.3.18 DAC electrical specifications**

Data guaranteed by design, unless otherwise specified.







| Symbol                    | <b>Parameter</b>   | <b>Conditions</b>   | Min                      | <b>Typ</b>         | Max               | Unit                   |
|---------------------------|--|---|--------------------------|--------------------|-------------------|------------------------|
| dOffset/dT <sup>(1)</sup> | Offset error temperature   | $V_{DDA} = 3.3V$ , $V_{REF+} = 3.0V$<br>$T_A = 0$ to 50 °C<br>DAC output buffer OFF | $-20$                    | $-10$<br>0         |                   |                        |
|                           | coefficient (code 0x800)   | $V_{DDA} = 3.3V, V_{REF+} = 3.0V$<br>$T_A = 0$ to 50 °C<br>DAC output buffer ON     | 0                        | 20                 | 50                | µV/°C                  |
| Gain <sup>(1)</sup>       | Gain error <sup>(6)</sup>  | $C_1 \leq 50$ pF, R <sub>1</sub> $\geq 5$ kΩ<br>DAC output buffer ON                |                          | $+0.1/$<br>$-0.2%$ | $+0.2/ -$<br>0.5% | %                      |
|                           |  | No R <sub>1</sub> , $C_1 \le 50$ pF<br>DAC output buffer OFF                        |                          | $+0/-$<br>0.2%     | $+0/ -$<br>0.4%   |                        |
| $dGain/dT^{(1)}$          | Gain error temperature<br>coefficient  | $V_{DDA} = 3.3V$ , $V_{REF+} = 3.0V$<br>$T_A$ = 0 to 50 °C<br>DAC output buffer OFF | $-10$                    | $-2$               | 0                 | $\mu V$ <sup>°</sup> C |
|                           |  | $V_{DDA} = 3.3V, V_{REF+} = 3.0V$<br>$T_A = 0$ to 50 °C<br>DAC output buffer ON     | $-40$                    | -8                 | 0                 |                        |
| TUE <sup>(1)</sup>        | Total unadjusted error   | $C_1 \leq 50$ pF, R <sub>1</sub> $\geq 5$ kΩ<br>DAC output buffer ON                | $\overline{\phantom{a}}$ | 12                 | 30                | <b>LSB</b>             |
|                           |  | No R <sub>1</sub> , $C_1 \le 50$ pF<br>DAC output buffer OFF                        | $\overline{\phantom{a}}$ | 8                  | 12                |                        |
| <sup>t</sup> SETTLING     | Settling time (full scale: for a<br>12-bit code transition<br>between the lowest and the<br>highest input codes till<br>DAC_OUT reaches final<br>value ±1LSB | $C_1 \leq 50$ pF, $R_1 \geq 5$ k $\Omega$   |                          | 7                  | 12                | μs                     |
| Update rate               | Max frequency for a correct<br>DAC OUT change (95% of<br>final value) with 1 LSB<br>variation in the input code  | $C_L \le 50$ pF, $R_L \ge 5$ k $\Omega$   |                          |                    | 1                 | <b>Msps</b>            |
| t <sub>WAKEUP</sub>       | Wakeup time from off state<br>(setting the ENx bit in the<br>DAC Control register) <sup>(7)</sup>  | $C_1 \leq 50$ pF, R <sub>1</sub> $\geq 5$ kΩ  |                          | 9                  | 15                | μs                     |
| PSRR+                     | V <sub>DDA</sub> supply rejection ratio<br>(static DC measurement)   | $C_1 \leq 50$ pF, $R_1 \geq 5$ k $\Omega$   |                          | -60                | $-35$             | dB                     |

**Table 58. DAC characteristics (continued)**

<span id="page-100-0"></span>1. Guaranteed by characterization results.

2. Difference between two consecutive codes - 1 LSB.

3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.

4. Difference between the value measured at Code (0x800) and the ideal value =  $V_{REF+}/2$ .

- 5. Difference between the value measured at Code (0x001) and the ideal value.
- 6. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OR.<br>buffer is OFF, and from code giving 0.2 V and (V<sub>DDA</sub> 0.2) V when buffer is ON.

7. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).



**Figure 29. 12-bit buffered /non-buffered DAC**



1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

## **6.3.19 Temperature sensor characteristics**



#### **Table 59. Temperature sensor calibration values**





1. Guaranteed by characterization results.

2. Measured at  $V_{DD} = 3 V \pm 10$  mV. V110 ADC conversion result is stored in the byte.

3. Guaranteed by design.



## **6.3.20 Comparator**

| Symbol                    | <b>Parameter</b>   | <b>Conditions</b>  | Min <sup>(1)</sup>       | <b>Typ</b> | Max <sup>(1)</sup>     | <b>Unit</b> |
|---------------------------|--|--|--------------------------|------------|------------------------|-------------|
| <b>V<sub>DDA</sub></b>    | Analog supply voltage  |  | 1.65                     |            | 3.6                    | $\vee$      |
| $R_{400K}$                | $R_{400K}$ value   |  | $\overline{\phantom{0}}$ | 400        |                        | $k\Omega$   |
| $R_{10K}$                 | $R_{10K}$ value  |  |                          | 10         |                        |             |
| $V_{IN}$                  | Comparator 1 input<br>voltage range                                  |  | 0.6                      |            | <b>V<sub>DDA</sub></b> | $\vee$      |
| t <sub>START</sub>        | Comparator startup time  |  |                          | 7          | 10                     |             |
| td                        | Propagation delay <sup>(2)</sup>                                     |  |                          | 3          | 10                     | μs          |
| Voffset                   | Comparator offset  |  |                          | ±3         | ±10                    | mV          |
| $d_{\mathsf{Voffset}}/dt$ | Comparator offset<br>variation in worst voltage<br>stress conditions | $V_{DDA} = 3.6 V$<br>$V_{IN+} = 0 V$<br>$V_{IN} = V_{REFINITE}$<br>$T_A = 25 °C$ | $\mathbf{0}$             | 1.5        | 10                     | mV/1000 h   |
| COMP <sub>1</sub>         | Current consumption <sup>(3)</sup>                                   |  |                          | 160        | 260                    | nA          |

**Table 61. Comparator 1 characteristics** 

<span id="page-102-0"></span>1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the noninverting input set to the reference.

3. Comparator consumption only. Internal reference voltage not included.



| <b>Symbol</b>          | <b>Parameter</b>                              | <b>Conditions</b>  | <b>Min</b> | <b>Typ</b> | Max <sup>(1)</sup>     | Unit                 |
|------------------------|---|--|------------|------------|------------------------|----------------------|
| <b>V<sub>DDA</sub></b> | Analog supply voltage                         |  | 1.65       |            | 3.6                    | V                    |
| $V_{IN}$               | Comparator 2 input voltage range              |  | 0          |            | <b>V<sub>DDA</sub></b> | V                    |
|                        |   | Fast mode  |            | 15         | 20                     |                      |
| t <sub>START</sub>     | Comparator startup time                       | Slow mode  |            | 20         | 25                     |                      |
|                        | Propagation delay <sup>(2)</sup> in slow mode | 1.65 V $\leq$ $V_{\text{DDA}} \leq 2.7$ V  |            | 1.8        | 3.5                    |                      |
| $t_{\rm d\,slow}$      |   | 2.7 V $\triangleleft$ $V_{DDA}$ $\triangleleft$ 3.6 V  |            | 2.5        | 6                      | μs                   |
|                        | Propagation delay <sup>(2)</sup> in fast mode | 1.65 V ≤V <sub>DDA</sub> ≤2.7 V  |            | 0.8        | 2                      |                      |
| t <sub>d fast</sub>    |   | 2.7 V $\triangleleft$ $V_{DDA}$ $\triangleleft$ 3.6 V  |            | 1.2        | 4                      |                      |
| Voffset                | Comparator offset error                       |  |            | $\pm 4$    | ±20                    | mV                   |
| dThreshold/<br>dt      | Threshold voltage temperature<br>coefficient  | $V_{\text{DDA}} = 3.3V$<br>$T_A$ = 0 to 50 °C<br>$V - V_{REFINT}$<br>3/4 V <sub>REFINT</sub> ,<br>1/2 V <sub>REFINT</sub> ,<br>1/4 VREFINT |            | 15         | 100                    | ppm<br>$/^{\circ}$ C |
|                        |   | Fast mode  |            | 3.5        | 5                      |                      |
| <b>ICOMP2</b>          | Current consumption <sup>(3)</sup>            | Slow mode  |            | 0.5        | $\overline{2}$         | μA                   |

**Table 62. Comparator 2 characteristics** 

1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the noninverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.



## **6.3.21 LCD controller (STM32L152x6/8/B-A devices only)**

The STM32L152xx-A devices embed a built-in step-up converter to provide a constant LCD reference voltage independently from the  $V_{DD}$  voltage. An external capacitor  $C_{ext}$  must be connected to the  $V_{LCD}$  pin to decouple this converter.



#### **Table 63. LCD controller characteristics**

1. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected

<span id="page-104-0"></span>2. Guaranteed by characterization results.



# **7 Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK® is an ST trademark.

## **7.1 LQFP100 14 x 14 mm, 100-pin low-profile quad flat package information**



**Figure 30. LQFP100 14 x 14 mm, 100-pin low-profile quad flat package outline**

1. Drawing is not to scale.







1. Values in inches are converted from mm and rounded to 4 decimal digits.





**Figure 31. LQPF100 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint**

1. Dimensions are in millimeters.

### **LQFP100 device Marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



**Figure 32. LQFP100 14 x 14 mm, 100-pin package top view example**

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified


and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

## **7.2 LQFP64 10 x 10 mm, 64-pin low-profile quad flat package information**



**Figure 33. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package outline**

<span id="page-108-0"></span>1. Drawing is not to scale.

#### **Table 65. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package mechanical data**







### **Table 65. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package mechanical data (continued)**

1. Values in inches are converted from mm and rounded to 4 decimal digits.





<sup>1.</sup> Dimensions are in millimeters.



#### **LQFP64 device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



### **Figure 35. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example**

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



## **7.3 LQFP48 7 x 7 mm, 48-pin low-profile quad flat package information**



**Figure 36. LQFP48 7 x 7 mm, 48-pin low-profile quad flat package outline**

1. Drawing is not to scale.













**Figure 37. LQFP48 7 x 7 mm, 48-pin low-profile quad flat package recommended footprint**

1. Dimensions are in millimeters.

#### **LQFP48 device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



**Figure 38. LQFP48 7 x 7 mm, 48-pin low-profile quad flat package top view example**

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified



and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

# **7.4 UFQFPN48 7 x 7 mm, 0.5 mm pitch, package information**



**Figure 39. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline**

1. Drawing is not to scale.

2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.

3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.



| Symbol         | millimeters |            |       | inches <sup>(1)</sup> |            |        |
|----------------|-------------|------------|-------|-----------------------|------------|--------|
|                | Min         | <b>Typ</b> | Max   | <b>Min</b>            | <b>Typ</b> | Max    |
| A              | 0.500       | 0.550      | 0.600 | 0.0197                | 0.0217     | 0.0236 |
| A <sub>1</sub> | 0.000       | 0.020      | 0.050 | 0.0000                | 0.0008     | 0.0020 |
| D              | 6.900       | 7.000      | 7.100 | 0.2717                | 0.2756     | 0.2795 |
| E              | 6.900       | 7.000      | 7.100 | 0.2717                | 0.2756     | 0.2795 |
| D <sub>2</sub> | 5.500       | 5.600      | 5.700 | 0.2165                | 0.2205     | 0.2244 |
| E <sub>2</sub> | 5.500       | 5.600      | 5.700 | 0.2165                | 0.2205     | 0.2244 |
| L              | 0.300       | 0.400      | 0.500 | 0.0118                | 0.0157     | 0.0197 |
| Τ              |             | 0.152      |       |                       | 0.0060     |        |
| b              | 0.200       | 0.250      | 0.300 | 0.0079                | 0.0098     | 0.0118 |
| e              |             | 0.500      |       |                       | 0.0197     |        |
| ddd            |             |            | 0.080 |                       |            | 0.0031 |

**Table 67. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data** 



## **Figure 40. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package recommended footprint**

1. Dimensions are in millimeters.



#### **UFQFPN48 device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



# <span id="page-117-0"></span>**7.5 UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package information**

**Figure 42. UFBGA100, 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package outline**



1. Drawing is not to scale.











#### <span id="page-118-1"></span>**Figure 43. UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package recommended footprint**



#### **Table 69. UFBGA100 7 x 7 mm, 0.5 mm pitch, recommended PCB design rules**

<span id="page-118-0"></span>



#### **UFBGA100 device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



**Figure 44. UFBGA100 7 x 7 mm, 0.5 mm pitch, package top view example**

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified<br>and therefore not approved for use in production. ST is not responsible for any consequences resulting<br>from such production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



## <span id="page-120-0"></span>**7.6 TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package information**



**Figure 45. TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package outline**

1. Drawing is not to scale.











#### <span id="page-121-1"></span>**Figure 46. TFBGA64, 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package recommended footprint**



#### **Table 71. TFBGA64 5 x 5 mm, 0.5 mm pitch, recommended PCB design rules**

<span id="page-121-0"></span>



#### **TFBGA64 device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



**Figure 47. TFBGA64 5 x 5 mm, 0.5 mm pitch, package top view example**

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting<br>from such use. In no event will ST be liable for the customer using any of these engineering samples in<br>production. ST' samples to run a qualification activity.



## **7.7 Thermal characteristics**

The maximum chip-junction temperature,  $T_{\text{J}}$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J$  max =  $T_A$  max + (P<sub>D</sub> max ×  $\Theta_{JA}$ )

Where:

- $T_A$  max is the maximum ambient temperature in  $\circ$  C,
- $\bullet$   $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in  $\circ$  C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$  max),
- $P_{INT}$  max is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.

 $P_{UO}$  max represents the maximum power dissipation on output pins where:

 $P_{\text{I/O}}$  max =  $\Sigma$  (V<sub>OL</sub> × I<sub>OL</sub>) +  $\Sigma$ ((V<sub>DD</sub> – V<sub>OH</sub>) × I<sub>OH</sub>),

taking into account the actual  $V_{OL} / I_{OL}$  and  $V_{OH} / I_{OH}$  of the I/Os at low and high level in the application.

| Symbol        | <b>Parameter</b>   | Value | <b>Unit</b>   |
|---------------|--|-------|---------------|
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>UFBGA100 - 7 x 7 mm                       | 59    | $\degree$ C/W |
|               | Thermal resistance junction-ambient<br>LQFP100 - 14 x 14 mm / 0.5 mm pitch       | 46    |               |
|               | Thermal resistance junction-ambient<br>TFBGA64 - $5 \times 5$ mm                 | 65    |               |
|               | Thermal resistance junction-ambient<br>LQFP64 - 10 x 10 mm / 0.5 mm pitch        | 45    |               |
|               | Thermal resistance junction-ambient<br>LQFP48 - 7 x 7 mm / 0.5 mm pitch          | 55    |               |
|               | Thermal resistance junction-ambient<br>UFQFPN48 - $7 \times 7$ mm / 0.5 mm pitch | 33    |               |

**Table 72. Thermal characteristics** 





**Figure 48. Thermal resistance suffix 6**

#### **Figure 49. Thermal resistance suffix 7**



## **7.7.1 Reference document**

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



DocID024330 Rev 5 125/130

# **8 Ordering information**



No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



# **9 Revision history**



#### **Table 74. Document revision history**



| <b>Date</b> | <b>Revision</b> | <b>Changes</b>  |
|-------------|-----------------|---|
|             | 4               | Updated Section 7: Package information structure: Paragraph titles<br>and paragraph heading level.  |
|             |                 | Updated Section 7: Package information for all package device<br>markings, adding text for device orientation versus pin 1/ ball A1<br>identifier.  |
|             |                 | Updated Figure 32: LQFP100 14 x 14 mm, 100-pin package top<br>view example removing gate mark.  |
|             |                 | Updated Table 65: LQFP64 10 x 10 mm, 64-pin low-profile quad flat<br>package mechanical data.   |
|             |                 | Updated Section 7.5: UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin<br>fine-pitch ball grid array package information adding Table 69:<br>UFBGA100 7 x 7 mm, 0.5 mm pitch, recommended PCB design<br>rules and Figure 43: UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin<br>fine-pitch ball grid array package recommended footprint. |
| 25-Apr-2016 |                 | Updated Section 7.6: TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-<br>pitch ball grid array package information adding Table 71: TFBGA64<br>5 x 5 mm, 0.5 mm pitch, recommended PCB design rules and<br>changing Figure 46: TFBGA64, 5 x 5 mm, 0.5 mm pitch, thin fine-<br>pitch ball grid array package recommended footprint.    |
|             |                 | Updated Table 17: Embedded internal reference voltage<br>temperature coefficient at 100ppm/°C and table note 3: "guaranteed<br>by design" changed by "guaranteed by characterization results".<br>Updated Table 62: Comparator 2 characteristics new maximum<br>threshold voltage temperature coefficient at 100ppm/°C.         |
|             |                 | Updated Table 40: ESD absolute maximum ratings CDM class.   |
|             |                 | Updated all the notes, removing 'not tested in production'.   |
|             |                 | Updated Table 11: Voltage characteristics adding note about VRFF.<br>pin.   |
|             |                 | Updated Table 3: Functionalities depending on the operating power<br>supply range LSI and LSE functionalities putting "Y" in Standby<br>mode.   |
|             |                 | Removed note 1 below Figure 2: Clock tree.  |
|             |                 | Updated Table 58: DAC characteristics resistive load.   |

**Table 74. Document revision history (continued)**



| Date        | <b>Revision</b> | <b>Changes</b>   |
|-------------|-----------------|--|
|             | 5               | Updated Table 43: I/O static characteristics pull-up and pull-down<br>values.  |
|             |                 | Updated Table 46: NRST pin characteristics pull-up values.   |
|             |                 | Updated Section 7: Package information adding information about<br>other optional marking or inset/upset marks.  |
|             |                 | Updated note 1 below all the package device marking figures.   |
|             |                 | Updated Nested vectored interrupt controller (NVIC) in Section 3.2:<br>ARM® Cortex®-M3 core with MPU about process state<br>automatically saved.                         |
| 25-Aug-2017 |                 | Updated Table 3: Functionalities depending on the operating power<br>supply range removing I/O operation column and adding note about<br>GPIO speed.                     |
|             |                 | Updated Table 42: I/O current injection susceptibility note by<br>'injection is not possible'.   |
|             |                 | Updated Figure 20: Recommended NRST pin protection note about<br>the 0.1uF capacitor.  |
|             |                 | Updated Section 3.1: Low-power modes Low-power run mode<br>(MSI) RC oscillator clock.  |
|             |                 | Updated Table 5: Working mode-dependent functionalities (from<br>Run/active down to standby) disabling I2C functionality in Low-<br>power Run and Low-power Sleep modes. |

**Table 74. Document revision history (continued)**

