

STPIC6C595

Power logic 8-bit shift register

Features

- **■** Low $R_{DS(on)}$: 4 Ω typ
- 30 mJ avalanche energy
- Eight 100 mA DMOS outputs
- 250 mA current limit capability
- 33 V output clamp voltage
- Device are cascadable
- Low power consumption

Description

This STPIC6C595 is a monolithic, mediumvoltage, low current power 8-bit shift register designed for use in systems that require relatively moderate load power such as LEDs. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other low-current or medium-voltage loads.

The device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage register clock (SRCK) and the register clock (RCK), respectively. The device transfers data out the serial output (SER OUT) port on the rising edge of SRCK. The storage register transfers data to the output buffer when shift register clear (CLR) is high. When CLR is low, the input shift register is cleared. When output enable (\overline{G}) is held high, all data in the output buffer is held low and all drain output are off. When G is held low, data from the storage register is transparent to the output buffer.

When data in the output buffers is low, the DMOS transistor outputs are off. When data is high, the DMOS transistor outputs have sink-current capability. The SER OUT allows for cascading of the data from the shift register to additional devices.

Output are low-side, open-drain DMOS transistors with output ratings of 33 V and 100 mA continuous sink-current capability. Each output provides a 250 mA maximum current limit at $T_C = 25$ °C. The current limit decreases as the junction temperature increases for additional device protection. The device also provides up to 1.5 kV of ESD protection when tested using the human-body model and 150 V machine model.

The STPIC6C595 is characterized for operation over the operating case temperature range of -40 °C to 125 °C.

Table 1. Device summary

Contents

1 Logic symbol and pin configuration

Figure 2. Input and output equivalent circuits

 $\sqrt{2}$

2 Maximum rating

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

2.2 Thermal data

Table 3. Thermal data

2.3 Recommended operating conditions

Table 4. Recommended operating conditions

3 Electrical characteristics

3.1 DC characteristics

3.2 Switching characteristics

Table 6. Switching characteristics (V_{CC} = 5 V, T_C = 25 °C, unless otherwise specified.)

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$t_{\rm PHL}$	Propagation delay time, high to low level output from \overline{G}	$C_1 = 30$ pF, $I_D = 75$ mA (See Figure 4, Figure 5, Figure 6, Figure 7, Figure 20)		80		ns
t_{PLH}	Propagation delay time, low to high level output from \overline{G}			130		ns
t,	Rise time, drain output			60		ns
t	Fall time, drain output			50		ns
t_{pd}	propagation delay time			20		ns
t_{a}	Reverse recovery current rise time	$I_F = 100$ mA, di/dt = 10 A/ μ s (See Figure 5, Figure 6, and Figure 9, Figure 10)		39		ns
t_{rr}	Reverse recovery time			115		ns

Note: 1 All voltage value are with respect to GND

- *2 Each power DMOS source is internally connected to GND*
- *3 Pulse duration* ≤ *100* μ*s and duty cycle* [≤]*2 %*
- *4* Drain supply voltage = 15 V, starting junction temperature (T_{JS}) = 25 °C. L = 1.5 H and *IAS = 200 mA (see Fig. 11 and 12)*
- *5 Technique should limit T_J - T_C to 10 °C maximum*
- *6 These parameters are measured with voltage sensing contacts separate from the currentcarrying contacts.*
- *7 Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at* $T_C = 85 \degree C$ *.*

4 Logic diagram

5 Typical operating circuit

Figure 4. Typical operation mode test circuits

- *Note:* 1 A) The word generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $t_W = 300$ ns, *pulse repetition rate (PRR) = 5 kHz,* Z_0 *= 50* Ω
	- *2 B*) C_l includes probe and jig capacitance.

ST

Figure 6. Typical operation mode test circuits

Note: 1 A) The word generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $t_W = 300$ ns, *pulse repetition rate (PRR) = 5 kHz,* $Z_0 = 50 \Omega$

2 B) CL includes probe and jig capacitance.

Figure 9. Reverse recovery current test circuits

- *Note:* 1 A) The V_{GG} amplitude and R_G are adjusted for di/dt = 10 A/μs. A V_{GG} double-pulse train is u sed to set $I_F = 0.1$ A. where $t_1 = 10 \mu s$, $t_2 = 7 \mu s$ and $t_3 = 3 \mu s$
	- *2 B) The drain terminal under test is connected to the TPK test point. All other terminals are connected together and connected to the TPA test point.*
	- *3 C) IRM = maximum recovery current.*

 $\sqrt{2}$

Figure 11. Single pulse avalanche energy test circuits

- *Note:* 1 A) The word generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50 \Omega$
	- *2 B) Input pulse duration, tW is increased until peak current IAS = 200 mA. Energy test level is defined as EAS = (IAS x V(BR)DSX x tAV)/2 = 30 mJ.*

 $\sqrt{2}$

6 Typical performance and characteristics

(unless otherwise specified $T_J = 25 \degree C$)

Figure 13. Max continuous drain current Figure 14. Static drain-source on-state vs number of outputs conducting simultaneously resistance vs drain current

Figure 16. Static drain-source on-state resistance vs logic supply voltage

 4.5

 4.7

4.9

 5.1

 5.3

 $V_{\text{cc}}(V)$

 4.4

4.6

4.8

 $\overline{\mathbf{5}}$

 5.2

5.4 $V_{CC}(V)$

 $\sqrt{3}$

Figure 17. Peak avalanche current vs

Figure 21. Normalized junction to

7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

8 Revision history

Table 7. Document revision history

